

# **MELSEC Q Series**

User's Manual Multiple CPU System

Q00CPU Q01CPU Q02CPU Q02HCPU Q06HCPU Q12HCPU Q25HCPU Q12PHCPU

Q25PHCPU Q12PRHCPU Q25PRHCPU Q02UCPU Q03UDCPU Q04UDHCPU Q06UDHCPU

MITSUBISHI ELECTRIC INDUSTRIAL AUTOMATION

# QCPU

## User's Manual

# MITSUBISHI

(Multiple CPU System)



Mitsubishi Programmable Controller



Q00CPU Q01CPU Q02CPU Q02HCPU Q06HCPU Q12HCPU Q25HCPU Q12PHCPU Q25PHCPU Q02UCPU Q03UDCPU Q04UDHCPU Q06UDHCPU



(Always read these instructions before using this equipment.)

Before using this product, please read this manual and the relevant manuals introduced in this manual carefully and pay full attention to safety to handle the product correctly. In this manual, the safety instructions are ranked as "DANGER" and "CAUTION".

 Indicates that incorrect handling may cause hazardous conditions, resulting in death or severe injury.

 Indicates that incorrect handling may cause hazardous conditions, resulting in medium or slight personal injury or physical damage.

Note that the AUTION level may lead to a serious consequence according to the circumstances. Always follow the instructions of both levels because they are important to personal safety.

Please save this manual to make it accessible when required and always forward it to the end user.

### [Design Precautions]

# 

- Install a safety circuit external to the PLC that keeps the entire system safe even when there are problems with the external power supply or the PLC module. Otherwise, trouble could result from erroneous output or erroneous operation.
  - (1) Outside the PLC, construct mechanical damage preventing interlock circuits such as emergency stop, protective circuits, positioning upper and lower limits switches and interlocking forward/ reverse operations.
  - (2) When the PLC detects the following problems, it will stop calculation and turn off all output in the case of (a). In the case of (b), it will hold or turn off all output according to the parameter setting. Note that the AnS/A series module will turn off the output in either of cases (a) and (b).

	Q series module	AnS/A series module
<ul> <li>(a) The power supply module has over currentprotection equipment and over voltage protection equipment.</li> </ul>	Output OFF	Output OFF
(b) The CPU module self-diagnosis functions, such as the watchdog timer error, detect problems.	Hold or turn off all output according to the parameter setting.	Output OFF

In addition, all output will be turned on when there are problems that the PLC CPU cannot detect, such as in the I/O controller. Build a fail safe circuit exterior to the PLC that will make sure the equipment operates safely at such times.

Refer to "LOADING AND INSTALLATION" in QCPU User's Manual (Hardware Design, Maintenance and Inspection) for example fail safe circuits.

(3) Output could be left on or off when there is trouble in the outputs module relay or transistor. So build an external monitoring circuit that will monitor any single outputs that could cause serious trouble.

# [Design Precautions]

When overcurrent which exceeds the rating or caused by short-circuited load flows in the output module for a long time, it may cause smoke or fire. To prevent this, configure an external safety circuit, such as fuse.
<ul> <li>Build a circuit that turns on the external power supply when the PLC main module power is turned on.</li> <li>If the external power supply is turned on first, it could result in erroneous output or erroneous</li> </ul>
operation.
When there are communication problems with the data link, refer to the corresponding data link manual for the operating status of each station.
Not doing so could result in erroneous output or erroneous operation.
When connecting a peripheral device to the CPU module or connecting a personal computer or the like to the intelligent function module / special function module to exercise control (data change) on the running PLC, configure up an interlock circuit in the sequence program to ensure that the whole system will always operate safely.
Also before exercising other control (program change, operating status change (status control)) on the running PLC, read the manual carefully and fully confirm safety.
Especially for the above control on the remote PLC from an external device, an immediate action may not be taken for PLC trouble due to a data communication fault.
In addition to configuring up the interlock circuit in the sequence program, corrective and other actions to be taken as a system for the occurrence of a data communication fault should be predetermined between the external device and PLC CPU.

# 

 Do not bunch the control wires or communication cables with the main circuit or power wires, or install them close to each other.
 They should be installed 100 mm (3.94 inch) or more from each other.
 Not doing so could result in noise that would cause erroneous operation.

When controlling items like lamp load, heater or solenoid valve using an output module, large current (approximately ten times greater than that present in normal circumstances) may flow when the output is turned OFF to ON.

Take measures such as replacing the module with one having sufficient rated current.

# [Installation Precautions]

<ul> <li>Use the PLC in an environment that meets the general specifications contained in QCPU User's Manual (Hardware Design, Maintenance and Inspection).</li> <li>Using this PLC in an environment outside the range of the general specifications could result in electric shock, fire, erroneous operation, and damage to or deterioration of the product.</li> </ul>
<ul> <li>While pressing the installation lever located at the bottom of module, insert the module fixing tab into the fixing hole in the base unit until it stops. Then, securely mount the module with the fixing hole as a supporting point.</li> <li>Incorrect loading of the module can cause a malfunction, failure or drop.</li> <li>When using the PLC in the environment of much vibration, tighten the module with a screw.</li> <li>Tighten the screw in the specified torque range.</li> <li>Undertightening can cause a drop, short circuit or malfunction.</li> <li>Overtightening can cause a drop, short circuit or malfunction due to damage to the screw or module.</li> </ul>
<ul> <li>When installing extension cables, be sure that the base unit and the extension module connectors are installed correctly.</li> <li>After installation, check them for looseness.</li> <li>Poor connections could cause an input or output failure.</li> </ul>
<ul> <li>Securely load the memory card into the memory card loading connector.</li> <li>After installation, check for lifting.</li> <li>Poor connections could cause an operation fault.</li> </ul>
<ul> <li>Completely turn off the externally supplied power used in the system before mounting or removing the module. Not doing so could result in damage to the product.Note that the module can be changed online (while power is on) in the system that uses the CPU module compatible with online module change or on the MELSECNET/H remote I/O station.</li> <li>Note that there are restrictions on the modules that can be changed online(while power is on), and each module has its predetermined changing procedure.</li> <li>For details, refer to QCPU User's Manual (Hardware Design, Maintenance and Inspection) and the online module change section in the manual of the module compatible with online module change.</li> </ul>
Do not directly touch the module's conductive parts or electronic components. Touching the conductive parts could cause an operation failure or give damage to the module.
<ul> <li>When using the Motion CPU module or motion module, be sure to check that the combination of modules is correct before power-on.</li> <li>The product may be damaged if the combination is incorrect.</li> <li>For details, refer to the user's manual for the Motion CPU module.</li> </ul>

# [Wiring Precautions]

# 

• Completely turn off the externally supplied power used in the system when installing or placing wiring.

Not completely turning off all power could result in electric shock or damage to the product.

 When turning on the power supply or operating the module after installation or wiring work, be sure that the module's terminal covers are correctly attached.
 Not attaching the terminal cover could result in electric shock.


Be sure to ground the FG terminals and LG terminals to the protective ground conductor. Not doing so could result in electric shock or erroneous operation.
When wiring in the PLC, be sure that it is done correctly by checking the product's rated voltage and the terminal layout.
Connecting a power supply that is different from the rating or incorrectly wiring the product could result in fire or damage.
External connections shall be crimped or pressure welded with the specified tools, or correctly soldered.
Imperfect connections could result in short circuit, fires, or erroneous operation.
Tighten the terminal screws with the specified torque. If the terminal screws are loose, it could result in short circuits, fire, or erroneous operation. Tightening the terminal screws too far may cause damages to the screws and/or the module, resulting in fallout, short circuits, or malfunction.
Be sure there are no foreign substances such as sawdust or wiring debris inside the module. Such debris could cause fires, damage, or erroneous operation.
The module has an ingress prevention label on its top to prevent foreign matter, such as wire offcuts, from entering the module during wiring. Do not peel this label during wiring.
Before starting system operation, be sure to peel this label because of heat dissipation.
Install our PLC in a control panel for use.
Wire the main power supply to the power supply module installed in a control panel through a distribution terminal block.
Furthermore, the wiring and replacement of a power supply module have to be performed by a maintenance worker who acquainted with shock protection.
(For the wiring methods, refer to QCPU User's Manual (Hardware Design, Maintenance and Inspection))

### [Startup and Maintenance Precautions]

# 

- Do not touch the terminals while power is on.
   Doing so could cause shock or erroneous operation.
- Correctly connect the battery.
   Also, do not charge, disassemble, heat, place in fire, short circuit, or solder the battery.
   Mishandling of battery can cause overheating or cracks which could result in injury and fires.
- Switch off all phases of the externally supplied power used in the system when cleaning the module or retightening the terminal or module mounting screws.
   Not doing so could result in electric shock.
   Undertightening of terminal screws can cause a short circuit or malfunction.
   Overtightening of screws can cause damages to the screws and/or the module, resulting in fallout, short circuits, or malfunction.

### [Startup and Maintenance Precautions]



# [Disposal Precautions]

# 

• When disposing of this product, treat it as industrial waste.

### [Transportation Precautions]

# 

 When transporting lithium batteries, make sure to treat them based on the transport regulations. (Refer to Appendix 1 for details of the controlled models.)

## REVISIONS

The manual number is given on the bottom left of the back cover.

Print Date	Manual Number	Revision
	SH(NA)-080485ENG-A	
Jun., 2004		
May, 2005	SH(NA)-080485ENG-B	
		GENERIC TERMS AND ABBREVIATIONS, Chapter 1, Section 1.1, 2.1, 2.3, 2.4,
		3.1, 3.3.1, 3.3.2, 3.4.1, 3.4.2, 3.8, 3.9, 3.10, 4.1.1, 4.1.2, 4.1.3, 6.1, 6.1.1, 7.1,
		8.1, 8.2.2, 8.2.3, 8.2.4, 8.3.1, 8.3.4, Appendix 1.1
Aug., 2005	SH(NA)-080485ENG-C	
		GENERIC TERMS AND ABBREVIATIONS, Section 2.1
Apr., 2007	SH(NA)-080485ENG-D	
		Revision involving Universal model QCPU serial No.09012
		Model addition
		Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q61P, QA65B, QA68B
		Partial correction
		SAFETY PRECAUTION, ABOUT MANUALS, GENERIC TERMS AND
		ABBREVIATIONS, Section 1.1, 1.2, 1.3, 2.1.1, 2.1.2, 2.1.3, 2.2, 2.3, 2.4, 3.1.1,
		3.1.2, 3.1.3, Chapter 4, Section 4.1, 4.1.1, 4.1.2, 4.1.3, 4.1.4, 4.1.5, 4.3.2, 5.1,
		5.2, 6.1, 6.1.3, 6.1.4, 6.1.7, 6.1.8, 7.1, 8.1, 8.2.1, 8.2.2
Aug., 2007	SH(NA)-080485ENG-E	
		QA6ADP
		Partial correction
		GENERIC TERMS AND ABBREVIATIONS, Section 1.1, 1.2, 1.3, 2.1.1, 2.1.2,
		2.1.3, 2.2, 2.3, 3.1, 3.1.2, 3.1.3, 3.3.1, 3.8, 4.1, 4.1.2, 4.2.1, 4.3.1, 8.2.2,
		Appendix 1.1

Japanese Manual Version SH-080475-E

This manual confers no industrial property rights or any rights of any other kind, nor does it confer any patent licenses. Mitsubishi Electric Corporation cannot be held responsible for any problems involving industrial property rights which may occur as a result of using the contents noted in this manual.

© 2004 MITSUBISHI ELECTRIC CORPORATION

#### INTRODUCTION

Thank you for choosing the Mitsubishi MELSEC-Q Series of General Purpose Programmable Controllers. Before using the equipment, please read this manual carefully to develop full familiarity with the functions and performance of the Q series PLC you have purchased, so as to ensure correct use.

#### CONTENTS

SAFETY PRECAUTIONS ······	A - 1
REVISIONS	•••••• A - 10
INTRODUCTION ••••••	•••••• A - 11
CONTENTS	•••••• A - 11
ABOUT MANUALS ······	•••••• A - 14
HOW TO SEE THIS MANUAL	•••••• A - 16
HOW TO USE THIS MANUAL ••••••	•••••• A - 18
GENERIC TERMS AND ABBREVIATIONS	A - 19

#### CHAPTER1 OUTLINE 1 - 1 to 1 - 30

1.1	What is multiple CPU system? •••••• 1 - 10
1.2	Features of multiple CPU system ••••••• 1 - 15
1.3	Difference from single CPU system ••••••• 1 - 21

#### **CHAPTER2 SYSTEM CONFIGURATION**

2.1 Sy	/stem configuration ••••••••2 - 1
2.1.1	System configuration using Basic model QCPU (Q00CPU, Q01CPU) ••••••••••••2 - 1
2.1.2	System configuration using High Performance model QCPU or Process CPU as CPU No.1
	••••••2 - 9
2.1.3	System configuration using Universal model QCPU as CPU No.1 2 - 24
2.2 C	onfiguration of peripheral devices •••••• 2 - 38
2.3 Co	onfigurable device and available software 2 - 42
2.4 Pr	ecautions for system configuration ••••••• 2 - 49

#### CHAPTER3 CONCEPT FOR MULTIPLE CPU SYSTEM

3.1 Mo	ounting position of CPU module ••••••••••••••••••••••••••••••••••••
3.1.1	When CPU No.1 is Basic model QCPU ••••••••••••••••••••••••••••••••••••
3.1.2	When CPU No.1 is High Performance model QCPU or Process CPU
3.1.3	When CPU No.1 is Universal model QCPU
3.2 CF	PU No. of CPU module ••••••••••••••••••••••••••••••••••••
3.3 Co	oncept of I/O number assignment ••••••• 3 - 14
3.3.1	I/O number assignment of each module ••••••••••••••••••••••••••••••••••••
3.3.2	I/O number of each CPU module ••••••••••••••••••••••••••••••••••••

2 - 1 to 2 - 52

3 - 1 to 3 - 34

6.1.8	Multiple CPU hig
- 12	

Α

3.4	Access range of CPU module and other modules	••••• 3 - 17
3.4.1	1 Access range with controlled module ••••••	••••• 3 - 17
3.4.2	2 Access range with non-controlled module •••••••	••••• 3 - 17
3.5	Access target under GOT connection •••••••	••••• 3 - 24
3.6	Access with instruction using link direct device ••••••	••••• 3 - 24
3.7	Access range of GX Developer ••••••	••••• 3 - 25
3.8	Clock data used by CPU module and intelligent function module	••••• 3 - 28
3.8.1	1 Clock data used by CPU module	•••• 3 - 28
3.8.2	2 Clock data used by intelligent function module •••••••	••••• 3 - 28
3.9 I	Resetting the multiple CPU system ••••••	••••• 3 - 29
3.10	Operation for CPU module stop error ••••••	•••• 3 - 30
3.11 I	Host CPU number of multiple CPU system ••••••	••••• 3 - 33

#### CHAPTER4 COMMUNICATIONS BETWEEN CPU MODULES

4 - 1 to 4 - 57

4.1 Communications between CPU modules using CPU shared memory ••••••••••••••••••••••••••••••••••••
4.1.1 CPU shared memory ••••••••••••••••••••••••••••••••••••
4.1.2 Communication by auto refresh using CPU shared memory ••••••••••••••••••••••••••••••••••••
4.1.3 Communication by auto refresh using multiple CPU high speed transmission area ••••••••• 4 - 23
4.1.4 Communication using CPU shared memory by program ••••••••••••••••••••••••••••••••••••
4.1.5 Communications between CPU modules when the error occurs ••••••••••••••••••••••••••••••••••••
4.2 Communications with instructions dedicated to Motion CPU
4.2.1 Control instruction from QCPU to Motion CPU •••••••••••••••••••••••••••••••••••
4.3 Communication between multiple CPUs with dedicated instructions ••••••••••••••••••••••••••••••••••••
4.3.1 Write/read of device data from QCPU to Motion CPU •••••••••••••••••••••••••••••••••••
4.3.2 Start of interrupt program from QCPU to PC CPU module ••••••••••••••••••••••••••••••••••••
4.4 Multiple CPU Synchronous Interrupt ••••••••••••••••••••••••••••••••••••
4.5 Multiple CPU Synchronized Boot-up ••••••••••••••••••••••••••••••••••••

### CHAPTER5 PROCESSING TIME OF QCPU IN MULTIPLE CPU SYSTEM 5 - 1 to 5 -11

5.1	Concept of Scan Time •••••••5 - 1
5.2	Factors for prolonged Scan Time5 - 3
5.3	Reducing processing time

#### CHAPTER6 PARAMETER ADDED FOR MULTIPLE CPU SYSTEM 6 - 1 to 6 - 9

6.1	Pai	rameter list ••••••••••••••••••••••••••••••••••••
6.	1.1	Number of CPUs setting •••••••6 - 6
6.	1.2	Operating mode setting ••••••6 - 8
6.	1.3	Online module change setting ••••••6 - 8
6.	1.4	I/O settings outside of the group ••••••6 - 8
6.	1.5	Refresh setting •••••••6 - 8
6.	1.6	Control CPU settings ••••••6 - 9
6.	1.7	Multiple CPU synchronized boot-up •••••••6 - 9
6.	1.8	Multiple CPU high speed transmission area setting •••••••••••••••••••••••••••••••6 - 9

#### CHAPTER7 PRECAUTIONS FOR USE OF AnS/A SERIES MODULE 7 - 1 to 7 - 5

CHAPTER8	8 STARTING UP THE MULTIPLE CPU SYSTEM	8 - 1 to 8 - 39			
8.1 Flo	ow-chart for Starting Up the Multiple CPU System ••••••	•••••8 - 1			
8.2 Set	etting Up the Multiple CPU System Parameters	•••••8 - 3			
8.2.1	Parameter setting for the Basic model QCPU, High Paformance model QCPU, Pro-				
8.2.2	Parameter setting for the Universal model QCPU	••••• 8 - 15			
8.2.3	Reusing preset multiple CPU parameters ••••••				
8.3 Coi	ommunication program example using auto refresh •••••••	••••• 8 - 28			
8.3.1	Program example for the Basic model QCPU High Performance model QCPU ar				
	•••••••••••••••••••••••••••••••••••••••	• =•			
8.3.2	Program example for the Universal model QCPU •••••••	••••• 8 - 34			
APPENDIC	CES App	- 1 to App - 2			
Appendix 1	1 Transportation Precautions	•••••• App- 1			
Appendi	Appendix 1.1 Controlled models •••••• App- 1				
Appendi	dix 1.2 Transport guidelines ••••••	•••••• App- 1			

Index-1 to Index-2

#### ABOUT MANUALS

The following manuals are also related to this product. In necessary, order them by quoting the details in the tables below.

#### Related Manuals

#### (1) Common to CPU modules

The following table indicates the related manuals common to the Basic model QCPU, High Performance model QCPU, Process CPU and Universal model QCPU.

Manual Name	Manual Number (Model Code)
QCPU User's Manual (Hardware Design, Maintenance and Inspection)	
This manual provides the specifications of the CPU modules, power supply modules, base units, extension cables, memory cards and others.	SH-080483ENG
(Sold separately)	
QCPU User's Manual (Function Explanation, Program Fundamentals)	
This manual explains the functions, programming methods, devices necessary to create programs with the QCPU.	SH-080484ENG
(Sold separately)	
QCPU (Q Mode)/QnACPU Programming Manual (Common Instructions)	
This manual describes how to use the sequence instructions and application instructions.	SH-080039
(Sold separately)	
QCPU (Q Mode)/QnACPU Programming Manual (SFC)	
This manual explains the system configuration, performance specifications, functions, programming, debugging, error codes and others of MELSAP3.	SH-080041 (13JF60)
(Sold separately)	
QCPU (Q Mode) Programming Manual (MELSAP-L)	
This manual describes the programming methods, specifications functions, and so on that are necessary to	SH-080076
create the MELSAP-L type SFC program.	(13JF61)
(Sold separately)	
QCPU (Q Mode) Programming Manual (Structured Text)	SH-080366E
This manual describes the structured text language programming methods.	(13JF68)
(Sold separately)	(1001.00)

#### (2) Basic model QCPU

The following table indicates the related manuals of the Basic model QCPU other than the manuals indicated in "(1) Common to CPU modules".

Manual Name	Manual Number (Model Code)
QCPU (Q Mode)/QnACPU Programming Manual (PID Control Instructions)	SH-080040
This manual describes the dedicated instructions used to exercise PID control.	(13JF59)
(Sold separately)	(155659)
Q Corresponding MELSEC Communication Protocol Reference Manual	
This manual explains the communication methods and control procedures through the MC protocol for the external devices to read and write data from/to the CPU module using the serial communication module/ Ethernet module.	SH-080008 (13JF89)
(Sold separately)	

#### (3) High Performance model QCPU

The following table indicates the related manuals of the High Performance model QCPU other than the manuals indicated in "(1) Common to CPU modules".

Manual Name	Manual Number (Model Code)
QCPU (Q Mode)/QnACPU Programming Manual (PID Control Instructions)	SH-080040
This manual describes the dedicated instructions used to exercise PID control.	(13JF59)
(Sold separately)	(139628)

#### (4) Process CPU

The following table indicates the related manuals of the Process CPU other than the manuals indicated in "(1) Common to CPU modules".

Manual Name	Manual Number (Model Code)
QnPHCPU/QnPRHCPU Programming Manual (Process Control Instructions)	
This manual describes the programming procedures, device names, and other items necessary to implement	SH-080316E
PID control using process control instructions.	(13JF67)
(Sold separately)	

#### (5) Universal model QCPU


The following table indicates the related manuals of the Universal model QCPU other than the manuals indicated in "(1) Common to CPU modules".

Manual Name	Manual Number (Model Code)
QCPU (Q Mode)/QnACPU Programming Manual (PID Control Instructions)	SH-080040
This manual describes the dedicated instructions used to exercise PID control.	
(Sold separately)	(13JF59)

#### ⊠POINT -

When using a Motion CPU, and/or PC CPU module in a multiple CPU system configuration, also refer to the manual for each of them.

#### HOW TO SEE THIS MANUAL




	lcon					
	Basic model QCPU	High Performance model QCPU	Process CPU	Redundant CPU	Universal model QCPU	Description
	Basic	High Performance	Process	Redundant	Universal	The ! marked icon indicates the CPU module does not support a part of the described functions.
-	Basic	High Performance	Process	Redundant	Universal	The $\times$ marked icon indicates the CPU module does not support all of the described functions.

In addition, this manual provides the following explanations.



Explains the matters to be especially noted, the functions and others related to the description on that page.



#### HOW TO USE THIS MANUAL

This manual is designed for users to understand the multiple CPU system including information of the system configuration, functions, and communication with external devices that are required when the MELSEC-Q series PLC is used in the multiple CPU system.

This manual is composed of the following parts and explains:

1) Chapter 1 and 2	Overview and system configuration of the multiple CPU system
2) Chapter 3	Multiple CPU system concept
3) Chapter 4	Communications between CPU modules in the multiple CPU system
4) Chapter 5	Processing time in the multiple CPU system
5) Chapter 6	Parameters used in the multiple CPU system
6) Chapter 7	Precautions for use of the AnS series module in the multiple CPU system
7) Chapter 8	Startup of the multiple CPU system



 This manual does not include the specifications of the power supply module, base unit, extension cables, memory cards and batteries. Refer to the following manual.

CPU User's Manual (Hardware Design, Maintenance and Inspection)

(2) For descriptions other than the multiple CPU system, refer to the following manual.

CPU User's Manual (Function Explanation, Program Fundamentals)

#### **GENERIC TERMS AND ABBREVIATIONS**

Unless otherwise specified, this manual uses the following generic terms and abbreviations to explain the Q series CPU modules.

Basic model QCPU         Generic term for Q00JCPU, Q00CPU, and Q01CPU modules.           High Performance model QCPU         Generic term for Q02CPU, Q02HCPU, Q08HCPU Q12HCPU, and Q25HCPU modules.           Process CPU         Generic term for Q12PRCPU, Q03HCPU, Q04UDHCPU, and Q05DHCPU.           Qantersal model QCPU         Generic term for Q02UCPU, Q03UDCPU, Q04UDHCPU, and Q05DHCPU.           QnHCPU         Generic term for Q02UCPU, Q03UDCPU, Q04UDHCPU, and Q05DHCPU.           QnHCPU         Generic term for Q02UCPU, Q03UDCPU, Q04UDHCPU, and Q05DHCPU.           Motion CPU         Generic term for Q02UCPU, Q03UDCPU, Q04UDHCPU, and Q05DHCPU.           QnPHCPU         Generic term for Q02UCPU, Q03UDCPU, Q12HCPU, Q173CCPUN, Q173CPUN, Q173CP	Generic Term/Abbreviation	Description
High Performance model QCPU       Generic term for Q12PHCPU, Q02HCPU, Q02HCPU, and Q25PHCPU.         Process CPU       Generic term for Q12PHCPU, and Q25PHCPU.         Redundant CPU       Generic term for Q12PHCPU, and Q25PHCPU.         Universal model QCPU       Generic term for Q02HCPU, Q03UCCPU, Q04UDHCPU, and Q25HCPU.         QnHCPU       Generic term for Q02HCPU, Q04HCPU, Q04HCPU, and Q25HCPU.         Motion CPU       Generic term for Q12PHCPU, and Q25PHCPU.         Motion CPU       Generic term for MELSEC-Q series compatible PC CPU modules.         PC CPU module       Generic term for MELSEC-Q series compatible PC CPU modules.         PPC-CPU686(M5)-64, PPC-CPU686(M5)-128 and PPC-CPU652(M5)-512, manufactured by Contec Co., Ltd.       manufactured by Contec Co., Ltd.         QCPU       Generic term for Basic model QCPU (except Q00JCPU), High Performance model QCPU, Process CPU, and Universal model QCPU.         Generic term for Basic model QCPU (except Q00JCPU), High Performance model QCPU, modules.       Other name for compact types of Mitsubishi MELSEC-A series Programmable Controller.         Asseries       Other name for Carge types of Mitsubishi MELSEC-A series Programmable Controller.         Aseries       Other name for Q series compatible SWID5C-GPPW-E type GPP function software package.         Ganiciates the version.       For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.		
Process CPU         Generic term for Q12PHCPU, and Q25PHCPU.           Redundant CPU         Generic term for Q12PRHCPU, and Q25PRHCPU.           Universal model QCPU         Generic term for Q02UCPU, Q03UDCPU, Q04UDHCPU, and Q25HCPU.           OnHCPU         Generic term for Q02UCPU, Q03UDCPU, Q12HCPU, and Q25HCPU.           OnHCPU         Generic term for Q12PHCPU, and Q25PHCPU.           Motion CPU         Generic term for MItsubishi motion controllers, Q172CPUN, Q173CPUN, Q172HCPU, Q173HCPU, Q172HCPU, Q173HCPU, Q172HCPU.           PC CPU         Generic term for MELSEC-Q series compatible PC CPU modules, PPC-CPU886(MS)-128 and PPC-CPU852(MS)-512, manufactured by Contec Co., Ltd.           QCPU         Generic term for GCPU, and Q2CPU (except Q00JCPU), High Performance model QCPU, Process CPU, and Universal model QCPU.           CPU module         Generic term for G2PU, motion CPU, and PC CPU modules.           Q series         Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.           AnS series         Other name for Campact types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Q series compatible SW_D5C-GPPW-E type GPP function software package.           I indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.           Q3DB         Generic term for Q32SB, Q33SB, Q33B and Q35SB slim type main base units on which Basic model QCPU, Usinversal model QCPU, Usinversal model QC		
Redundant CPU         Generic term for Q12PRHCPU, and Q25PRHCPU.           Universal model QCPU         Generic term for Q02UCPU, Q03UDCPU, Q04UDHCPU, and Q06UDHCPU.           QnHCPU         Generic term for Q02UCPU, Q03UDCPU, Q04UDHCPU, and Q06UDHCPU.           Motion CPU         Generic term for Q02HCPU, Q06HCPU Q12HCPU, Q173CCPUN, Q173CPUN, Q172HCPU, Q173HCPU.           Motion CPU         Generic term for Mitsubishi motion controllers, Q172CCPUN, Q173CPUN, Q172HCPU, Q173HCPU, Q19HCPT,	•	
Universal model QCPU         Generic term for Q02UCPU, Q03UDCPU, Q04UDHCPU, and Q06UDHCPU.           QnHCPU         Generic term for Q02HCPU, Q08HCPU Q12HCPU, and Q25HCPU.           QnPHCPU         Generic term for Q12PHCPU, and Q25HCPU.           Motion CPU         Generic term for Mitsubishi motion controllers, Q172CPUN, Q173CPUN, Q172HCPU, Q173HCPU, Process CPU, and Universal model QCPU.           QCPU         Generic term for Basic model QCPU (except Q00JCPU), High Performance model QCPU.           QSUB         Abbreviation for Mitsubishi MELSEC-A series Programmable Controller.           As series         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           As series         Other name for Q series compatible SW□D5C-GPPW-E type GPP function software package.           I indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.           Q3□B         Generic term for Q32SB, Q35B, Q35B a		
QnHCPU         Generic term for Q02HCPU, Q06HCPU Q12HCPU, and Q25HCPU.           QnPHCPU         Generic term for Q12PHCPU, and Q25PHCPU.           Motion CPU         Generic term for Mitsubishi motion controllers, Q172CPUN, Q173CPUN, Q172HCPU, Q173HCPU, Process CPU, and Universal model QCPU.           QCPU         Generic term for Basic model QCPU (except Q00JCPU), High Performance model QCPU, Process CPU, and Universal model QCPU.           QCPU module         Generic term for QCPU, motion CPU, and PC CPU modules.           Q series         Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.           Other name for Carge types of Mitsubishi MELSEC-A series Programmable Controller.           Aseries         Other name for Q series compatible SW□D5C-GPPW-E type GPP function software package.           Q1 indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.           Q3□B         Generic term for Q32SB, Q33B, Q33B and Q312B main base units on which Basic model QCPU, slim type power supply module, I/O mod		
QnPHCPU         Generic term for Q12PHCPU, and Q25PHCPU.           Motion CPU         Generic term for Mitsubishi motion controllers, Q172CPUN, Q173CPUN, Q172HCPU, Q173HCPU, Q173HCPU, Q173DCPU.           PC CPU module         Generic term for MELSEC-Q series compatible PC CPU modules, PPC-CPU686(MS)-64, PPC-CPU686(MS)-128 and PPC-CPU852(MS)-512, manufactured by Contec Co., Ltl.           QCPU         Generic term for Basic model QCPU (except Q00JCPU), High Performance model QCPU, Process CPU, and Universal model QCPU.           CPU module         Generic term for QCPU, and Universal model QCPU.           CPU module         Generic term for QCPU, and Universal model QCPU.           CPU module         Generic term for QCPU, and Universal model QCPU.           CPU module         Generic term for QCPU, and Universal model QCPU.           QCPU rocess         CPU, and Universal model QCPU.           Asseries         Other name for Carge types of Mitsubishi MELSEC-A series Programmable Controller.           Asseries         Other name for Q series compatible SW□D5C-GPPW-E type GPP function software package.           I indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.           Q3□B         Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.           Q3□B         Generic term for Q32BR Q33SB and Q312B main intelligent function module ca		
Motion CPU         Generic term for Mitsubishi motion controllers, Q172CPUN, Q173CPUN, Q172HCPU, Q173HCPU, Q172DCPU, Q173DCPU.           PC CPU module         Generic term for MELSEC-Q series compatible PC CPU modules, PPC-CPU6866(MS)-64, PPC-CPU686(MS)-128 and PPC-CPU852(MS)-512, manufactured by Contec Co., Ltd.           QCPU         Generic term for Basic model QCPU (except Q00JCPU), High Performance model QCPU, Process CPU, and Universal model QCPU.           CPU module         Generic term for QCPU, motion CPU, and PC CPU modules.           Q series         Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.           QL         Other name for compact types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           Product name for Q series compatible SW□D5C-GPPW-E type GPP function software package.         Initiactes the version.           For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.         Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q           Q3□B         Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU, series power supply module. I/O module, and intelligent function module can be mounted.           Q3□SB         Other name for Q38DR and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module. I/O module, and intelligent function module can be mounted.           Q3□DB         Other name		
Motion CPU         Q173HCPU, Q172DCPU, Q173DCPU.           PC CPU module         Generic term for MELSEC-Q series compatible PC CPU modules, PPC-CPU686(MS)-64, PPC-CPU686(MS)-128 and PPC-CPU852(MS)-512, manufactured by Contec Co., Ltd.           QCPU         Generic term for Basic model QCPU (except Q00JCPU), High Performance model QCPU, Process CPU, and Universal model QCPU.           CPU module         Generic term for QCPU, motion CPU, and PC CPU modules.           Q series         Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.           AnS series         Other name for compact types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Q series compatible SWIDD5C-GPPW-E type GPP function software package.           I indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.           Q3IIB         Series power supply module, I/O modules and intelligent function module can be mounted.           Q3IIISB         Generic term for Q32SB, Q33SB and Q35S Silm type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, series power supply module, I/O module, and intelligent function module can be mounted.           Q3IIIISB         Other name for Q38BR Bredundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module, and intelligent function module can be mount	QNPHCPU	
PC CPU module         Generic term for MELSEC-Q series compatible PC CPU modules, PPC-CPU686(MS)-64, PPC-CPU686(MS)-128 and PPC-CPU852(MS)-512, manufactured by Contec Co., Ltd.           QCPU         Generic term for Basic model QCPU (except Q00JCPU), High Performance model QCPU, Process CPU, and Universal model QCPU.           CPU module         Generic term for QCPU, motion CPU, and PC CPU modules.           Q series         Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.           Ans series         Other name for compact types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Q series compatible SWID5C-GPPW-E type GPP function software package.           Indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.           Q3DB         Generic term for Q33B, Q35B, Q33B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.           Q3DB         Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.           Q3DB         Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.           Q3DB         Other name for Q38DB and Q312D	Motion CPU	
PC CPU module         PPC-CPU686(MS)-64, PPC-CPU686(MS)-128 and PPC-CPU852(MS)-512, manufactured by Contec Co., Ltd.           QCPU         Generic term for Basic model QCPU (except Q00JCPU), High Performance model QCPU, Process CPU, and Universal model QCPU.           CPU module         Generic term for QCPU, and PC CPU modules.           Q series         Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.           Ans series         Other name for compact types of Mitsubishi MELSEC-A series Programmable Controller.           Asseries         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           Asseries         Other name for Q series compatible SWUD5C-GPPW-E type GPP function software package.           Indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.           Q3B         Generic term for Q32SB, Q35B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.           Q3CLSB         Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.           Q3CLSB         Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.           Q3CLBL         Other name for Q38DB and Q312DB Mult		
manufactured by Contec Co., Ltd.           QCPU         Generic term for Basic model QCPU (except Q00JCPU), High Performance model QCPU, Process CPU, and Universal model QCPU.           CPU module         Generic term for QCPU, motion CPU, and PC CPU modules.           Q series         Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.           AnS series         Other name for compact types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           GX Developer         Product name for Q series compatible SWID5C-GPPW-E type GPP function software package.           Indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.           Q3B         Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.           Q3B         Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.           Q3B         Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.           Q3B         Other name for Q38BB and Q312DB Multipl		
QCPU         Generic term for Basic model QCPU (except Q00JCPU), High Performance model QCPU, Process CPU, and Universal model QCPU.           CPU module         Generic term for QCPU, motion CPU, and PC CPU modules.           Q series         Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.           AnS series         Other name for compact types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           Asseries         Other name for Carge types of Mitsubishi MELSEC-A series Programmable Controller.           Asseries         Other name for Q series compatible SW□D5C-GPPW-E type GPP function software package.           Indicates the version.         Fro GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.           Q3□B         series power supply module, I/O modules and intelligent function module can be mounted.           Q3□SB         Generic term for Q32SB, Q33B and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.           Q3□SB         Other name for Q33BR redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module, and intelligent function module can be mounted.	PC CPU module	
QCPU         QCPU, Process CPU, and Universal model QCPU.           CPU module         Generic term for QCPU, motion CPU, and PC CPU modules.           Q series         Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.           AnS series         Other name for compact types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           GX Developer         Indicates the version.           For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.           Q3_B         Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.           Q3_B         Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, usim type power supply module, I/O module, and intelligent function module can be mounted.           Q3_B         Other name for Q38B redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module, and intelligent function module can be mounted.           Q3_B         Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, redundant power supply module, Q series I/O module, and intelligent function module can be mounted.		
CPU module         Generic term for QCPU, and Universal model QCPU.           CPU module         Generic term for QCPU, motion CPU, and PC CPU modules.           Q series         Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.           AnS series         Other name for compact types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.           A series         Other name for Q series compatible SW_D5C-GPPW-E type GPP function software package.           Indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.           Q3_B         Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.           Q3_B         Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.           Q3_B         Other name for Q33BR redundant power supply base unit on which QCPU, redundant power supply module, Q2PU, Q series I/O module and intelligent function module can be mounted.           Q3_B         Other name for Q33BB and Q312B Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.           Q3_B         Other name for Q33BDB and Q312DB Multiple CPU high speed main base uni	OCPU	
Q series       Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.         AnS series       Other name for compact types of Mitsubishi MELSEC-A series Programmable Controller.         A series       Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.         Product name for Q series compatible SW□D5C-GPPW-E type GPP function software package.       □ indicates the version.         For GX Developer       □ indicates the version.       For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.         Q3□B       Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.         Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□RB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Generic term for Q38DB and Q312DB Multip		
AnS series       Other name for compact types of Mitsubishi MELSEC-A series Programmable Controller.         A series       Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.         Broduct name for Q series compatible SW□D5C-GPPW-E type GPP function software package.       □         □       indicates the version.         For GX Developer       □         Gana       Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.         Q3□B       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□B       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□BB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B,	CPU module	Generic term for QCPU, motion CPU, and PC CPU modules.
Ans series       Controller.         A series       Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.         Product name for Q series compatible SW□D5C-GPPW-E type GPP function software package.       □ indicates the version.         For GX Developer       □ indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.         Q3□B       Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.         Q3□SB       Generic term for Q32SB, Q3SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, universal model QCPU, universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□RB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□BB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q5□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series	Q series	Abbreviation for Mitsubishi MELSEC-Q series Programmable Controller.
A series       Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.         Product name for Q series compatible SW□D5C-GPPW-E type GPP function software package.       □ indicates the version.         For GX Developer       □ indicates the versions available for the multiple CPU system, refer to "System Configuration" in this manual.         Q3□B       Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.         Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□SB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38BD and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Generic term for Q32BD and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q5□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series <td>And corion</td> <td>Other name for compact types of Mitsubishi MELSEC-A series Programmable</td>	And corion	Other name for compact types of Mitsubishi MELSEC-A series Programmable
GX Developer       Product name for Q series compatible SW□D5C-GPPW-E type GPP function software package.         GX Developer       indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.         Q3□B       Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.         Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□RB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which Q series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series I/O, and intelligent function module can be mounted.	And series	Controller.
GX Developer       package.         □ indicates the version.       For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.         Q3□B       Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.         Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□RB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B, Q68B and Q612B extension base unit on which Q series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series I/O, and intelligent function module can be mounted.	A series	Other name for Large types of Mitsubishi MELSEC-A series Programmable Controller.
GX Developer       package.         □ indicates the version.       For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.         Q3□B       Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.         Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□RB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B, Q68B and Q612B extension base unit on which Q series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series I/O, and intelligent function module can be mounted.		Product name for Q series compatible SW□D5C-GPPW-E type GPP function software
GX Developer       □ indicates the version.         For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.         Q3□B       Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.         Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□SB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series		
Procession       For GX Developer versions available for the multiple CPU system, refer to "System Configuration" in this manual.         Q3□B       Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.         Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□SB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q5□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series	GX Developer	
Configuration" in this manual.         Q3□B       Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.         Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□SB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q5□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series I/O, and intelligent function module can be mounted.	·	
Q3□B       Generic term for Q33B, Q35B, Q38B and Q312B main base units on which QCPU, Q series power supply module, I/O modules and intelligent function module can be mounted.         Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□SB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q5□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series		
Q3□B       series power supply module, I/O modules and intelligent function module can be mounted.         Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□RB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□RB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Other name for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B, Q68B and Q612B extension base unit on which Q series		-
mounted.         Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□RB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□RB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Other name for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B, Q68B and Q612B extension base unit on which Q series	0300	
Q3□SB       Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□RB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□RB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Other name for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q5□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series I/O, and intelligent function module can be mounted.	Q3LB	
Q3□SBmodel QCPU (except Q00JCPU), High Performance model QCPU, Universal model QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.Q3□RBOther name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.Q3□DBOther name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.Q5□BGeneric term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.Q6□BGeneric term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series		
Q3□SB       QCPU, slim type power supply module, I/O module, and intelligent function module can be mounted.         Q3□RB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series		
be mounted.         Q3□RB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series	Q3□SB	
Q3□RB       Other name for Q38RB redundant power supply base unit on which QCPU, redundant power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series		
Q3□RB       power supply module, Q series I/O module and intelligent function module can be mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series		
mounted.         Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series		
Q3□DB       Other name for Q38DB and Q312DB Multiple CPU high speed main base units on which QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series	Q3□RB	
Q3□DB       QCPU, Q series power supply module, Q series I/O module, and intelligent function module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series		
module can be mounted.         Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series		
Q5□B       Generic term for Q52B and Q55B extension base unit on which the Q Series I/O, and intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series	Q3□DB	
Q5□B       intelligent function module can be mounted.         Q6□B       Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series		
Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series	05DB	
		intelligent function module can be mounted.
power supply module, I/O module, and intelligent function module can be mounted.		Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q series
		power supply module, I/O module, and intelligent function module can be mounted.
Other name for Q68RB redundant power supply base unit on which Q series I/O		Other name for Q68RB redundant power supply base unit on which Q series I/O
Q6□RB modules, intelligent function module, and redundant power supply module can be	Q6□RB	modules, intelligent function module, and redundant power supply module can be
mounted.		mounted.

Generic Term/Abbreviation	Description				
	Generic term for QA1S65B and QA1S68B extension base units with AnS Series power				
QA1S6□B	supply module, I/O module, and special function module can be mounted.				
	Generic term for QA65B and QA68B extension base units with A Series power supply				
QA6□B	module, I/O module, and special function module can be mounted.				
	Generic term for A52B, A55B, and A58B extension base units on which A series I/O				
A5⊡B	module and special function module can be mounted without power supply.				
	Generic term for A62B, A65B, and A68B extension base units on which A series I/O				
A6□B	module and special function module can be mounted.				
QA6ADP	Abbreviation for QA6ADP QA conversion adapter module.				
QA6ADP+A5□B/A6□B	Abbreviation for A large type extension base unit on which QA6ADP is mounted.				
	Generic term for the Q series compatible Q61P-A1, Q61P-A2, Q61P, Q62P, Q63P, and				
Q6□P	Q64P power supply modules.				
Q6□SP	Other name for the Q61SP slim type power supply module.				
Q6□RP	Generic term for Q63RP, and Q64RP redundant power supply module.				
	Generic term for the AnS series compatible A1S61PN, A1S62PN, and A1S63P power				
A1S6□P	supply modules.				
Main base unit	Generic term for Q3 $\square$ B, Q3 $\square$ SB, Q3 $\square$ RB, and Q3 $\square$ DB.				
Extension base unit	Generic term for Q5□B, Q6□B, Q6□RB, QA1S6□B, QA6□B, and QA6ADP+A5□B/				
	A6□B.				
Slim type main base unit	Other name for Q3□SB.				
Redundant main base unit	Other name for Q3□RB.				
Redundant extension base unit	Other name for Q6□RB.				
Redundant base unit	Generic term for redundant main base unit and redundant extension base unit.				
Multiple CPU high speed main	Other name for Q3□DB.				
base unit					
	Generic term for main base unit, extension base unit, slim type main base unit, redun-				
Base unit	dant main base unit, redundant extension base unit and multiple CPU high speed main				
	base unit.				
Extension cable	Generic term for QC05B, QC06B, QC12B, QC30B, QC50B, and QC100B extension				
	cables.				
Tracking cable	Generic term for QC10TR, and QC30TR tracking cables for Redundant CPU.				
Q series power supply module	Generic term for Q61P-A1, Q61P-A2, Q61P, Q62P, Q63P, and Q64P power supply mod-				
	ules.				
AnS series power supply module	Generic term for A1S61PN, A1S62PN, and A1S63P power supply modules.				
A series power supply module	Generic term for A61P, A61PN, A62P, A63P, A61PEU, and A62PEU power supply				
	modules.				
Slim type power supply module	Other name for Q61SP slim type power supply module.				
Redundant power supply module	Generic term for Q63RP, and Q64RP redundant power supply module.				
	Generic term for Q series power supply modules, AnS series power supply modules, A				
Power supply module	series power supply modules, slim type power supply module, and redundant power				
	supply module.				
Battery	Generic term for Q6BAT, Q7BAT and Q8BAT CPU module batteries, Q2MEM-BAT				
	SRAM card battery, and Q3MEM-BAT SRAM card battery.				
SRAM card	Generic term for Q2MEM-1MBS and Q2MEM-2MBS, Q3MEM-4MBS, and				
	Q3MEM-8MBS type SRAM card.				
Flash card	Generic term for Q2MEM-2MBF, and Q2MEM-4MBF type Flash card.				
ATA card	Generic term for Q2MEM-8MBA, Q2MEM-16MBA, and Q2MEM-32MBA type ATA card.				
Memory card	Generic term for SRAM card, Flash card and ATA card.				

Generic Term/Abbreviation	Description			
Motion module	Generic term for Q172LX, Q172EX, Q173PX, Q172DLX, Q172DEX, and Q172DPX			
Motion module	modules dedicated to Mitsubishi motion controllers.			
GOT	Generic term for Mitsubishi graphic operation terminal, GOT-A*** series and GOT-F***			
GOT	series.			
Single CPU system	System in which a QCPU (including Q00JCPU) is installed in CPU slot for control.			
Multiple CPU system	System in which up to 4 CPUs can be installed to the main base unit for control.			
	Number assigned to the CPU modules in the multiple CPU system to distinguish each of			
CPU No.	them.			
CFU NO.	CPU slot, slot 0, slot 1 and slot 2 are referred to as CPU No.1, No.2, No.3 and No.4			
	respectively.			
CPU slot	Slot located next to and on the right of the power supply module in the main base unit.			
	CPU module that controls I/O modules, intelligent function modules mounted on the			
Control CPU	main base unit or extension base units.			
	For example, when CPU No.2 controls a module installed in slot 3, CPU No.2 is the			
	control CPU for the module in slot 3.			
	QCPUs other than control CPUs.			
Non-control CPU	For example, when CPU No.2 controls a module installed in slot 3, CPU No.1, 3 and 4			
	are non-control CPU for the module in slot 3.			
	I/O module or intelligent function module controlled by a control CPU.			
Controlled module	For example, when CPU No.2 controls a module installed in slot 3, the module in slot 3			
	is a controlled module for CPU No.2.			
Non-controlled module	I/O module or intelligent function module that is not a controlled module.			
	For example, when CPU No.2 controls a module installed in slot 3, the module in slot 3			
(Non-group module)	is a non-controlled module for CPU No.1, 3 and 4.			
Dedicated instruction	Generic term for the motion CPU dedicated instruction and multiple CPU transmission			
	dedicated instruction			

# CHAPTER1 OUTLINE

This manual describes the system configuration and the functions for use of the Q series CPU module ( $(\bigcirc ?)$  (1) below) in the multiple CPU system.

Refer to the manual below for the power supply module, base unit, extension cable, memory card and battery.

CF QCPU User's Manual (Hardware Design, Maintenance and Inspection)

Refer to the manual below for explanations other than the multiple CPU system.

#### (1) Applicable QCPU models

QCPUs described in this manual are as shown in Table1.1.

#### Table1.1 List of QCPUs described in this manual

QCPU type	QCPU model	
Basic model QCPU	Q00CPU, Q01CPU	
High Porformance model OCPU	Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU,	
High Performance model QCPU	Q25HCPU	
Process CPU	Q12PHCPU, Q25PHCPU	
Universal model QCPU	Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU	

1

OUTLINE

#### (2) List of Q Series CPU Module manuals

The Q series CPU module manuals are as shown below. For details such as manual numbers, refer to "About Manuals" in this manual.

#### (a) Basic model QCPU

Table1.2 List of user's manuals of Basic model QCPU

	Hard ware  (Packed)	Maintenance and Inspection	Program Fundamentals	Multi CPU System	Redundant System	SYSTEM CONFIGURATION
Purpose	QCPU (Q mode) CPU Module User's Manual (Hardware)	QCPU User's Manual (Hardware Design, Maintenance and inspection)	QCPU User's Manual (Function Explanation, Program Fundamentals)	QCPU User's Manual (Multiple CPU System)	QnPRHCPU User's Manual (Redundant System)	3
Confirmation of part names and specifications of the CPU module	Outline	Details	Outline			CONCEPT FOR MULTIPLE CPU SYSTEM
Confirmation of connection methods for the power supply module, base unit and I/O module	Outline	Details				4 sNOL
Construction of the single CPU system (confirmation of start-up procedure and I/O number assignment)		Details				COMMUNICATIONS BETWEEN CPU MODULES
Construction of the multiple CPU system (confirmation of start-up procedure and I/O number assignment)				Details		5 Sessing
Confirmation of the sequence program configuration and memory			Details			QCPU PROCESSING TIME
Confirmation of the functions, parameters, and devices of the CPU module			Details			ER ADDED
Confirmation of the troubleshooting and error codes		Details				PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF AnS SERIES MODULE

STARTING UP THE MULTIPLE CPU SYSTEM

#### Table1.3 List of programming manuals of Basic model QCPU

	Common Instructions	PID Control Instructions	Process Control Instruction	SFC	MELSAP-L	Structured Text
Purpose	QCPU (Q mode)/ QnACPU Programming Manual (Common Instruction)	QCPU (Q mode)/ QnACPU Programming Manual (PID Control Instruction)	QnPHCPU/ QnPRHCPU Programming Manual (Process Control Instruction)	QCPU (Q mode)/ QnACPU Programming Manual (SFC)	QCPU (Q mode) Programming Manual (MELSAP-L)	QCPU (Q mode) Programming Manual (Structured Text)
Confirmation of usage of sequence instructions, basic instructions, application instructions, etc.	Details					
Confirmation of dedicated instructions for PID control		Details				
Confirmation of MELSAP3's system configuration, performance specifications, functions, programming, debugging, and error codes				Details		
Confirmation of the programming method, specifications, functions, etc. required for SFC programming of the MELSAP-L type					Details	
Confirmation of the programming method of the structured text language						Details

1

OUTLINE

#### (b) High Performance Model QCPU Table1.4 List of user's manuals of High Performance model QCPU Ē Hard Maintenance Program Fundamentals Multi CPU Redundant ware nd Inspectio System System (Packed) QCPU User's QCPU User's SYSTEM CONFIGURATION QCPU (Q mode) Manual (Hardware Manual (Function QCPU User's QnPRHCPU User's **CPU Module User's** Purpose Manual (Redundant Design, Explanation, Manual (Multiple System) Manual (Hardware) Maintenance and CPU System) Program Fundamentals) inspection) Confirmation of part names and Details specifications of the CPU module Outline Outline CONCEPT FOR MULTIPLE CPU SYSTEM Confirmation of connection methods for power supply module, base unit Details Outline and I/O module Construction of the single CPU system (confirmation of start-up Details procedure and I/O number COMMUNICATIONS BETWEEN CPU MODULES assignment) Construction of the multiple CPU system (confirmation of start-up Details procedure and I/O number assignment) Confirmation of the sequence program Details configuration and memory QCPU PROCESSING TIME Confirmation of the functions, parameters, and devices of CPU Details module -Confirmation of the troubleshooting Details and error codes PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF AnS SERIES MODULE


STARTING UP THE MULTIPLE CPU SYSTEM

#### Table1.5 List of programming manuals of High Performance model QCPU

	Common Instructions	PID Control Instructions	Process Control Instruction	SFC	MELSAP-L	Structured Text
Purpose	QCPU (Q mode)/ QnACPU Programming Manual (Common Instruction)	QCPU (Q mode)/ QnACPU Programming Manual (PID Control Instruction)	QnPHCPU/ QnPRHCPU Programming Manual (Process Control Instruction)	QCPU (Q mode)/ QnACPU Programming Manual (SFC)	QCPU (Q mode) Programming Manual (MELSAP-L)	QCPU (Q mode) Programming Manual (Structured Text)
Confirmation of usage of sequence instructions, basic instructions, application instructions, etc.	Details					
Confirmation of dedicated instructions for PID control		Details				
Confirmation of MELSAP3's system configuration, performance specifications, functions, programming, debugging, and error codes				Details		
Confirmation of the programming method, specifications, functions, etc. required for SFC programming of the MELSAP-L type					Details	
Confirmation of the programming method of the structured text language						Details

1

#### (c) Process CPU



PRECAUTIONS FOR USE OF ANS SERIES MODULE

STARTING UP THE MULTIPLE CPU SYSTEM


#### Table1.7 List of programming manuals of Process CPU

	Common Instructions	PID Control Instructions	Process Control Instruction	SFC	MELSAP-L	Structured Text
Purpose	QCPU (Q mode)/ QnACPU Programming Manual (Common Instruction)	QCPU (Q mode)/ QnACPU Programming Manual (PID Control Instruction)	QnPHCPU/ QnPRHCPU Programming Manual (Process Control Instruction)	QCPU (Q mode)/ QnACPU Programming Manual (SFC)	QCPU (Q mode) Programming Manual (MELSAP-L)	QCPU (Q mode) Programming Manual (Structured Text)
Confirmation of usage of sequence instructions, basic instructions, application instructions, etc.	Details					
Confirmation of dedicated instructions for process control			Details			
Confirmation of MELSAP3's system configuration, performance specifications, functions, programming, debugging and error codes				Details		
Confirmation of the programming method, specifications, functions etc. required for SFC programming of the MELSAP-L type					Details	
Confirmation of the programming method of the structured text language						Details

1

#### (d) Universal Model QCPU

#### Table1.8 List of user's manuals of Universal model QCPU



#### Table1.9 List of programming manuals of Universal model QCPU

	Common Instructions	PID Control Instructions	Process Control Instruction	SFC	MELSAP-L	Structured Text
Purpose	QCPU (Q mode)/ QnACPU Programming Manual (Common Instruction)	QCPU (Q mode)/ QnACPU Programming Manual (PID Control Instruction)	QnPHCPU/ QnPRHCPU Programming Manual (Process Control Instruction)	QCPU (Q mode)/ QnACPU Programming Manual (SFC)	QCPU (Q mode) Programming Manual (MELSAP-L)	QCPU (Q mode) Programming Manual (Structured Text)
Confirmation of usage of sequence instructions, basic instructions, application instructions, etc.	Details					
Confirmation of dedicated instructions for PID control		Details				
Confirmation of MELSAP3's system configuration, performance specifications, functions, programming, debugging, and error codes				Details		
Confirmation of the programming method, specifications, functions, etc. required for SFC programming of the MELSAP-L type					Details	
Confirmation of the programming method of the structured text language						Details

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

### 1.1 What is multiple CPU system?

#### (1) Configuration of multiple CPU system

A multiple CPU system is a system in which more than one CPU module are mounted on several a main base unit in order to control the I/O modules and intelligent function modules.<sup>\*1</sup>




Diagram 1.1 Configuration of multiple CPU

\* 1: A multiple CPU system can be configured with up to 3 CPU modules for a Basic model QCPU, Universal model QCPU (Q02UCPU) and up to 4 CPU modules for a High Performance model QCPU, Process CPU or Universal model QCPU (except Q02UCPU).



Applicable CPU modules are shown in Table1.10. <u>Note1.1</u> Refer to Section 2.3 for the compatible version of each module.





Table1.10 Applicable CPU modules

	CPU module	Model
~	Basic model QCPU <sup>Note1.2</sup>	Q00CPU, Q01CPU
Q C	High Porformanaa madal OCPU	Q02CPU,Q02HCPU,Q06HCPU,Q12HCPU,
P	High Performance model QCPU	Q25HCPU
U	Process CPU	Q12PHCPU,Q25PHCPU
	Universal model QCPU	Q02UCPU, Q03UDCPU,Q04UDHCPU,Q06UDHCPU
Motion CPU		Q172CPUN,Q173CPUN,Q172HCPU,Q173HCPU
		Q172DCPU,Q173DCPU
PC CPU module		CONTEC Co., Ltd. <sup>*2</sup>

Choose the CPU modules suitable for the system size and application to configure the system.

Some combinations of CPU modules in table 1.10 cannot be used.

Refer to Section 3.1 for combinations of configurable CPU modules.

\* 2: For further information on PC CPU module, consult CONTEC Co.,Ltd. Tel:+81-6-6472-7130



For details of the Motion CPU, and PC CPU module, refer to the manual of each CPU module.

. . . . . . . . . . . . . . . .

. . . . . . . . . . .



The redundant CPU is not available for the multiple CPU system.




The Q00JCPU is not available for the multiple CPU system.

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES



It is necessary to set (control CPU setup) which CPU modules are to control which I/O modules and intelligent function modules with a multiple CPU system.




Diagram 1.2 Setting of control CPU

- \* 3: Indicates the grouping configuration on the GX Developer.
  - "1" on the CPU module indicates "CPU No.1," and "1" on the I/O module and intelligent function module indicates that their "Control CPU is the CPU No.1."

The CPU module that controls the I/O modules and intelligent function modules is called as a "Control CPU".

The I/O modules and intelligent function modules controlled by the control CPU are called "controlled modules".

Other modules not controlled by the control CPU are called as "non-controlled modules".

# PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

QCPU PROCESSING TIME

**1** - 12

## (3) Multiple CPU system setting

For control in the multiple CPU system, it is necessary to set up the "Number of mounted CPU modules" and the "Control CPU" with PLC parameters for all CPU modules mounted on the main base unit.

CPU User's Manual (Function Explanation, Program Fundamentals)

#### (4) Access range of multiple CPU system

In the multiple CPU system, the access ranges are different between the controlled module and the non-controlled module.

#### (a) Controlled module

The multiple CPU system's control CPU can refresh the I/O data of controlled modules and read/write the buffer memory data of intelligent function modules in the same way as in a single CPU system.

#### (b) Non-controlled module

It is possible to access non-controlled modules in the following ways.

- Refreshing the input for I/O modules, I/O composite module and intelligent function modules
- (the PLC parameter's multiple CPU setup is necessary.)
- Reading the intelligent function module's buffer memory.
- Downloading the output data from the output module, the I/O composite module and the intelligent function modules.

(the PLC parameter's multiple CPU setup is necessary.)

However, it is not possible to access non-controlled modules in the following ways.

- Outputting data to output modules, I/O composite module and intelligent function modules.
- Writing data into the intelligent function module's buffer memory.




Diagram 1.3 Access to non-controlled module

1

## (c) Range of access to other station's CPU module

To access to a CPU module on other station from GX Developer, access can be made through a network module controlled by any CPU module in the multiple CPU system.

When other station has multiple CPUs, specifying the CPU No. allows access to the desired CPU.

CF User's manual for each network module

STARTING UP THE MULTIPLE CPU SYSTEM

# 1.2 Features of multiple CPU system

# (1) Multi-control system

## (a) Configuration optimum for system

Since each system uses not only one QCPU but any combinations of the QCPU, Motion CPU, and PC CPU module according to the system, the development efficiency and ease of maintenance of the system can be enhanced.

## (b) Module control

Each CPU module in the multiple CPU system controls the I/O module and intelligent function module on the base unit by each slot.

GX Developer groups the I/O modules and intelligent function modules controlled by each CPU module in the multiple CPU system.

# (2) Sequence control and motion control systems can be configured on the same base.

In a Multiple CPU System consisting of the QCPU and Motion CPU, sequence control and motion control can be implemented together to achieve a high-level motion system.




Diagram 1.4 Motion system configuration

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES


> QCPU PROCESSING TIME

Interaction with a motion controller for motion control is enhanced in the Universal model QCPU.

## (a) Speeding up data transfer between multiple CPUs

Maximum 14 k word-data and a sequence program can be transferred between multiple CPUs with parallel processing. It enables high-speed data transfer

independent of scan time, which leads to takt time shortening of equipment.



# 

Speeding up data transfer between multiple CPUs is available when the following CPU modules are used.

- Universal model QCPU (except Q02UCPU )
- Motion CPU (Q172DCPU, Q173DCPU )

#### (b) Enabling synchronous processing with a motion control

An interrupt program which is synchronized with the operation cycle of a motion controller (multiple CPU synchronous interrupt program) can be executed. Command I/O from a motion controller can be synchronized with the operation cycle of the motion controller, which enables high-speed data transfer independent of scan time.




Diagram 1.6 Reading data using multiple CPU synchronous interrupt program

# 

The synchronous processing with the Motion CPU is available when the following CPU modules are used.

- Universal model QCPU (except Q02UCPU )
- Motion CPU (Q172DCPU, Q173DCPU )

(c) Timing of data send/receive between the CPU modules can be checked The sampling trace function of the Universal model QCPU enables to check the data send/receive timing with the Motion controller.

(Timing of data send/receive can be checked between the Universal model QCPUs.)

Using the sampling trace function facilitates to check the data send/receive timing between CPU modules, and reduces the debug time of the multiple CPU system.

Sampli	ng trace	e result	display	by GX I	Develop	er		_	
Trace result							×		
Bit device(Contact/Coi		units 10	•						
	-102	20	-1010	-1000	-990	-96 🔺			
U3E0\G10000.0 M160		mm	nnn	nnn	mm	T.M.			
MIDU				-	_				
MO		лллл	пппп	лппп	пппп				
						,			
Count -1024	4 Time	e(sec.)	Step		Program				
- Word device(Current v	-1)						-		0 0
word device(current v	aiue) 16 bit	-	Decimal		-				
	-1024	-1023	.1022	-1021	-1020	-1019 🔺			
U3E0\G10010	2450	2451	2452	2453	2454	2455			111
U3E0\G10000	20156	20157	20158	20159	20160	20161			
DO	-30568	-30567	-30566	-30565	-30564	-30563			0 0
D200 W100	0	0 -30618	0	0 -30616	0	-30614		$\land$ $\land$	
WIOU	1-30613	-30618	-30617	-30616	-30615	-30614			
						•			
•						)			
Count -1024	4 Tim	e(sec.)	Step		Program				
Create CSV file						Close			

Diagram 1.7 Sampling trace at the time of configuring multiple CPU system

# 

The sampling trace of the other CPU module data can be executed, specifying the following CPU modules.

- Universal model QCPU (except Q02UCPU )
- Motion CPU (Q172DCPU, Q173DCPU )

QCPU PROCESSING TIME

OUTLINE

SYSTEM CONFIGURATION


FOR CPU

**1** - 18

# (3) System configuration based on load distribution.

#### (a) Distribution of processing


By distributing the high-load processing performed on a single QCPU over several CPU modules, it is possible to reduce the overall system scan time.



**Diagram 1.8 Distribution of processing** 

#### (b) Distribution of memory

It is possible to increase the amount of memory used throughout the entire system by distributing the memory used over several CPU modules.



**Diagram 1.9 Distribution of memory** 

#### (4) Enables system configuration through function distributing

By distributing the functions, control for production line A and control for production line B is performed on different CPU modules, allowing easy program development.

(5) Communication between CPU modules in the multiple CPU system The following data transfer can be made between CPU modules in the multiple CPU system.

#### (a) Data transfer between CPU modules

The following data transfer can be made between CPU modules in the multiple CPU system.

#### (b) Reading other CPU data

The QCPU can use the FROM instruction/multiple CPU area device (U3En\G $\Box$ ) to read data from other CPU as necessary.

# (c) Control instruction to Motion CPU

Instructions dedicated to the Motion CPU<sup>\*1</sup> can be used to issue control commands from the QCPU to the Motion CPU.

#### (d) Read/write of Motion CPU's device data

The QCPU can issue instructions dedicated to communication between multiple CPUs<sup>\*2</sup>, to read or write device data from/to the Motion CPU.

#### (e) Event issue to PC CPU module

With the instruction dedicated to the communication between multiple CPUs<sup>\*2</sup>, an event can be issued from a QCPU to a PC CPU module.

- \* 1: Refer to the manual of the Motion CPU for instructions dedicated to Motion.
- \* 2: Refer to the manuals of Motion CPU and PC CPU module for instructions dedicated to the communication between multiple CPUs.

# **POINT**

The Universal model QCPU(except Q02UCPU) allows executing the motion CPU dedicated instruction several times in the same scan.

Since the motion CPU dedicated instruction can be executed consecutively to different axis numbers, delay time of servo startup interval can be shortened.

OUTLINE



# 1.3 Difference from single CPU system

Differences between the single CPU system and the multiple CPU system are described in this section.

Refer to the manuals below for the single CPU system.

CPU User's Manual (Hardware Design, Maintenance and Inspection)

CPU User's Manual (Function Explanation, Program Fundamentals)

## (1) When using the Basic model QCPU

Table1.11	Difference	from	single	CPU	system
-----------	------------	------	--------	-----	--------

	Item	Single CPU system	Multiple CPU system	Reference	
	Maximum number of extension stages	4 stages			
	Maximum number of mountble I/O modules	25 - (No. of CPUs) <sup>*1, *2</sup>			
System	Main base unit model	Q3□B, Q3□SB, Q3□RB, Q3□DB	Q3□B, Q3□SB, Q3□DB		
onfiguration	Extension base unit model	Q5□B, Q6□B, Q6□RB	Q5□B, Q6□B	Section 2.1.1	
	Extension cable type	QC05B, QC06B, QC12B, QC30B, Q0	C50B, QC100B		
	Overall distance of extension cable	Within 13.2 m			
	Power supply module model	Q6□P, Q6□SP, Q6□RP	Q6□P, Q6□SP		
	Basic model QCPU	Function version A or later	Function version B or later		
	I/O module	Function version A or later	·	1	
Available module	Intelligent function module	Function version A or later	Function version B or later (Function version A or later for QD62, QD62D and QD62E. No version restriction for QI60.)		
	GX Developer	Version 7 or later	Version 8 or later	1	
	GX Configurator-AD	Version 1.10L or later <sup>*3</sup>	1		
	GX Configurator-DA	Version 1.10L or later*3			
	GX Configurator-SC	Configurator-SC Version 1.10L or later			
	GX Configurator-CT	Version 1.10L or later <sup>*3</sup>			
Available	GX Configurator-TI	Version 1.10L or later <sup>*3</sup>			
oftware	GX Configurator-TC	Version 1.10L or later	1		
ackage	GX Configurator-FL	Version 1.10L or later			
	GX Configurator-QP	Version 2.10L or later			
	GX Configurator-PT	Version 1.10L or later			
	GX Configurator-AS	Version 1.13P or later			
	GX Configurator-MB	Version 1.00A or later			
	GX Configurator-DN	Version 1.10L or later		l	
	CPU module mounting position and CPU No.	CPU slot only (no CPU No.)	CPU slot = CPU No. 1 Slot 0 = CPU No. 2 Slot 1 = CPU No. 3	Section 3.1.1	
Concept	I/O number assignment	Slot 0 is 00н.	The number assigned to the right of the CPU module placed in the rightmost position in the multiple CPU setting is 00H. <sup>*4</sup>	Section 3.1.1	
	Restrictions on number of mountable modules	The number of mountable modules per CPU module is restricted depending on the module type.	The number of mountable modules per QCPU and per system is restricted depending on the module type.	Section 2.4	

\* 1: "No. of CPUs" indicates the number of CPU modules set in the "No. of PLCs" of the GX Developer.

It is 1 for the single CPU system.

\* 2: When the PC CPU module is mounted on the multiple CPU system, the maximum number of mountble I/O modules is 25 - (No. of CPUs +1).

\* 3: For some intelligent function modules, different version may be used.

\* 4: When the PC CPU module is mounted, the slot to the right of the PC CPU module is 10<sub>H</sub>.

MELSEG <b>Q</b> series
------------------------

	ltem	Single CPU system	Multiple CPU system	Reference
	Access from CPU module to other modules	All modules can be controlled.	Setting the relations between the CPU module and other modules with the PLC parameters (control CPU) is required.	Section 3.4
	Access from GOT	Accessible		Manuals for GOT
	Access with instruction using link direct	Accessible	Only control CPU is accessible.	Section 3.6
Access range	Access to CC-Link	Accessible	Only control CPU is accessible.	CC-Link system master/local module manuals
	Access from peripheral devices	Accessible through RS-232 cable or via network.	Accessible through RS-232 cable or via network. For access when the Motion CPU, or PC CPU module is connected, refer to the relevant manual.	Section 2.2
Clock function	Clock data used by intelligent function module (QD75, etc.)	Clock data of the Basic model QCPU is used.	Clock data of the Basic model QCPU (CPU No. 1) is used.	Section 3.8
	CPU module resetting operation	The entire system is reset by resetting the Basic model QCPU.	The entire system is reset by resetting the Basic model QCPU (CPU No. 1). (Resetting CPU No. 2 and 3 individually is not allowed.)	Section 3.9
Operation	Operation for CPU module stop error	The system stops.	For a stop error of the Basic model QCPU of CPU No. 1, the multiple CPU system stops. (CPU modules No. 2 and 3 are in "MULTI CPU DOWN (Error code: 7000)" status. For a stop error occurred in CPU No. 2 or 3, the operation depends on the parameter setting of "Operation mode".	Section 3.10
	Communication using CPU shared memory by auto refresh		Basic model QCPU = 320 points Motion CPU = 2048 points PC CPU module = 2048 points Total points of all CPU modules: 4416 points	Section 4.1.2
Communication between CPU	Communication using CPU shared memory by programs		With TO, S.TO and/or FROM instructions and instruction using the multiple CPU area device (U3En\G_).	Section 4.1.4
modules	Communication from Basic model QCPU to Motion CPU		Instructions dedicated to the Motion CPU: 5 types, Instructions dedicated to the communication between multiple CPUs: 3 types	Section 4.2, Section 4.3.1
	Communication from Basic model QCPU to PC CPU module		Communication dedicated instruction between multiple CPUs: 1 type	Section 4.3.2
Scan time	Factors for increasing scan time	Writing data during RUN or communication processing time setting, etc.	In addition to factors for the single CPU system, refresh processing for CPU modules in Multiple CPU system and waiting time may increase the scan time.	Section 5.2
Parameter	Parameters added for multiple CPU system		<ol> <li>No. of CPU modules (Multiple CPU setting)</li> <li>Control CPU (detailed I/O assignment setting)</li> <li>Out-of-group I/O setting (Multiple CPU setting)</li> <li>Operation mode for CPU error stop (Multiple CPU setting)</li> <li>Auto refresh setting of CPU shared memory (Multiple CPU setting)</li> <li>Some parameters must be set to the same for all CPU modules while others may be different for each CPU module.</li> </ol>	Section 6.1
Caution	When AnS/A compatible modules is mounted	AnS/A series compatible modules car		Section 7.1

Table1.11 Difference from single CPU system (continued)

----: Not available

1

OUTLINE

2

1 - 22

8

## (2) When using the High Performance model QCPU

#### Table1.12 Difference from single CPU system

	Item	Single CPU system	Multiple CPU system	Reference		
	Maximum number of extension stages	7 stages				
	Maximum number of mountable I/O modules	65 - (No. of CPUs) <sup>*1,*2</sup>				
System	Main base unit model <sup>*3</sup> Q3□B, Q3□SB, Q3□RB, Q3□DB					
configuration	Extension base unit model <sup>*3</sup> Q5□B, Q6□B, QA1S6□B, QA6□B, QA6ADP+A5□B/A6□B, Q6□RB					
	Extension cable type	QC05B, QC06B, QC12B, QC30B, Q	C50B, QC100B			
	Overall distance of extension cable	Within 13.2 m				
	Power supply module model <sup>*3</sup>	Q6□P, Q6□SP, Q6□RP, A1S6□P, A	A6□P			
	High Performance model QCPU	Function version A or later	Function version B or later			
	I/O module	Function version A or later				
Available module	Intelligent function module	Function version A or later	Function version B or later (Function version A or later for QD62, QD62D and QD62E. No function restriction for Ql60.)			
	GX Developer	Version 4 or later	Version 6 or later			
	GX Configurator-AD	SW0D5C-QADU 00A or later*4	SW05D5C-QADU 20C or later*4			
	GX Configurator-DA	SW0D5C-QDAU 00A or later*4	SW05D5C-QDAU 20C or later*4			
	GX Configurator-SC	SW0D5C-QSCU 00A or later*4	SW05D5C-QSCU 20C or later*4	Section 2.3		
	GX Configurator-CT	SW0D5C-QCTU 00A or later*4	SW05D5C-QCTU 20C or later <sup>*4</sup>			
Available	GX Configurator-TI	Version 1.00A or later*4				
software	GX Configurator-TC	SW0D5C-QCTU 00A or later				
	GX Configurator-FL	SW0D5C-QFLU 00A or later				
	GX Configurator-QP	Version 2.00A or later				
	GX Configurator-PT	Version 1.00A or later				
	GX Configurator-AS	Version 1.13P or later		-		
	GX Configurator-MB	Version 1.00A or later		-		
	GX Configurator-DN	Version 1.00A or later				
Concept	CPU module mounting position and CPU No.	CPU slot only (no CPU No.)	CPU slot = CPU No. 1 Slot 0 = CPU No. 2 Slot 1 = CPU No. 3 Slot 2 = CPU No. 4	Section 3.1.2		
	I/O number assignment	Slot 0 is 00н.	The number assigned to the right of the CPU module placed in the rightmost position in the multiple CPU setting is 00H. <sup>*5</sup>	Section 3.3.1		
	Restriction on number of mountable modules	The number of mountable modules per CPU module is restricted depending on the module type.	The number of mountable modules per QCPU and per system is restricted depending on the module type.	Section 2.4		

\* 1: "No. of CPUs" indicates the number of CPU modules set in the "No. of PLCs" of the GX Developer.

It is 1 for the single CPU system.

- \* 2: When the PC CPU module is mounted on the multiple CPU system, the maximum number of mountble I/O modules is 65 (No. of CPUs +1).
- \* 3: When the Motion CPU or PC CPU module is mounted on the multiple CPU system, Q3□RB, Q6□RB, and Q6□RP are not available.
- \* 4: For some intelligent function modules, different version may be used.
- $^{\ast}$  5: When the PC CPU module is mounted, the slot to the right of the PC CPU module is 10<sub>H</sub>.

	Item	Single CPU system	Multiple CPU system	Reference
	Access from CPU module to other modules	All modules can be controlled.	Setting the relations between the CPU module and other modules with the PLC parameter (control CPU) is required.	Section 3.4
	Access from GOT	Accessible	Accessible to the High Performance model QCPU of the specified CPU No.	Manuals for GOT
Access range	Access with instruction using link direct	Accessible	Only control CPU is accessible.	Section 3.6
	Access to CC-Link	Accessible	Only control CPU is accessible.	CC-Link system master/local module manuals
	Access from peripheral devices	Accessible through USB or RS-232 cable, or via network.	Accessible through USB or RS-232 cable, or via network. For access when the Motion CPU, or PC CPU module is connected, refer to the relevant manual.	Section 2.2
Clock function	Clock data used by intelligent function module (QD75, etc.)	Clock data of the High Performance model QCPU is used.	Clock data of the High Performance model QCPU (CPU No. 1) is used.	Section 3.8
Operation	CPU module resetting operation	The entire system is reset by resetting the High Performance model QCPU.	The entire system is reset by resetting the High Performance model QCPU (CPU No. 1). (Resetting CPU No. 2 to 4 individually is not allowed.)	Section 3.9
	Operation for CPU module stop error	The system stops.	For a stop error of the High Performance model QCPU of CPU No. 1, the multiple CPU system stops. (CPU modules No. 2 to 4 are in "MULTI CPU DOWN (Error code: 7000)" status. For a stop error occurred in any of CPU No. 2 to 4, the operation depends on the parameter setting of "Operation mode".	Section 3.10
	Communication using CPU shared memory by auto refresh		Up to 2k words in total of 4 settings per CPU. The total for all CPU modules is 8k words.	Section 4.1.2
Communication	Communication using CPU shared memory by programs		With S.TO / FROM instructions and instruction using the multiple CPU area device (U3En\G□).	Section 4.1.4
between CPU modules	Communication from high performance model QCPU to Motion CPU		Instructions dedicated to the Motion CPU: 5 types, Instructions dedicated to the communication between multiple CPUs: 3 types	Section 4.2, Section 4.3.1
	Communication from high performance model QCPU to PC CPU module		Instruction dedicated to the communication between multiple CPUs: 1 type	Section 4.3.2
Scan time	Factors for increasing scan time	Writing data during RUN or communication processing time setting, etc.	In addition to factors for the single CPU system, refresh processing for CPU modules in Multiple CPU system and waiting time may increase the scan time.	Section 5.2

Table1.12 Difference from single CPU system (continued)

----: Not available

1

MELSEG **Q** series

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

QCPU PROCESSING TIME

6

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF ANS SERIES MODULE

8 STARTING UP THE MULTIPLE CPU SYSTEM

		Single CPU system	Multiple CPU system	Reference
Parameter	Parameters added for multiple CPU system		<ol> <li>No. of CPU modules (Multiple CPU setting)</li> <li>Control CPU (detailed I/O assignment setting)</li> <li>Out-of-group I/O setting (Multiple CPU setting)</li> <li>Operation mode for CPU error stop (Multiple CPU setting)</li> <li>Auto refresh setting of CPU shared memory (Multiple CPU setting)</li> <li>Some parameters must be set to the same for all CPU modules while others may be different for each CPU module.</li> </ol>	Section 6.1
Caution	When AnS/A compatible modules is mounted	Use is allowed.	Use is allowed when the High Performance model QCPU is set to the control CPU.	Section 7.1

----: Not available

1

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

> > -

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

# (3) When using the Process CPU

Table1.13 Difference from single CPU system

	Item	Single CPU system	Multiple CPU system	Reference		
	Maximum number of extension stages	7 stages				
	Maximum number of mountble I/O modules	65 - (No. of CPUs) <sup>*1</sup>				
System	Main base unit model <sup>*3</sup> Q3□B, Q3□RB, Q3□DB					
configuration	Extension base unit model*3	Q5□B, Q6□B, Q6□RB		Section 2.1.2		
	Extension cable type	QC05B, QC06B, QC12B, QC30B, Q0	C50B, QC100B	-		
	Overall distance of extension cable	Within 13.2 m				
	Power supply module model <sup>*3</sup>	Q6□P, Q6□RP				
	Process CPU	No restrictions on function version				
	I/O module	Function version A or later				
Available module	Intelligent function module	Function version A or later	Function version B or later (Function version A or later for QD62, QD62D and QD62E. No version restriction for QI60.)			
	GX Developer	Version 7.10L or later				
	GX Configurator-AD	Version 1.13P or later <sup>*4</sup>				
	GX Configurator-DA	Version 1.13P or later <sup>*4</sup>				
	GX Configurator-SC	Version 1.13P or later	Section 2.3			
	GX Configurator-CT	Version 1.13P or later <sup>*4</sup>				
Available	GX Configurator-TI	Version 1.13P or later <sup>*4</sup>				
software	GX Configurator-TC	Version 1.13P or later				
	GX Configurator-FL	Version 1.13P or later				
	GX Configurator-QP	Version 2.13P or later				
	GX Configurator-PT	Version 1.13P or later				
	GX Configurator-AS	Version 1.13P or later				
	GX Configurator-MB	Version 1.00A or later				
	GX Configurator-DN	Version 1.13P or later				
Concept	CPU module mounting position and CPU No.	CPU slot only (no CPU No.)	CPU slot = CPU No. 1 Slot 0 = CPU No. 2 Slot 1 = CPU No. 3 Slot 2 = CPU No. 4	Section 3.1.2		
	I/O number assignment	Slot 0 is 00н.	The number assigned to the right of the CPU module placed in the rightmost position in the multiple CPU setting is 00H. <sup>*5</sup>	Section 3.3.1		
	Restrictions on number of mountable modules	The number of mountable modules per CPU module is restricted depending on the module type.	The number of mountable modules per CPU module and per system is restricted depending on the module type.	Section 2.4		

\* 1: "No. of CPUs" indicates the number of CPU modules set in the "No. of PLCs" of the GX Developer.

It is 1 for the single CPU system

- \* 2: When the PC CPU module is mounted on the multiple CPU system, the maximum number of mountble I/O modules is 65 (No. of CPUs +1).
- \* 3: When the Motion CPU or PC CPU module is mounted on the multiple CPU system, Q3□RB, Q6□RB, and Q6□RP are not available.
- \* 4: For some intelligent function modules, different version may be used.
- \* 5: When the PC CPU module is mounted, the slot to the right of the PC CPU module is 10<sub>H</sub>.

	Item	Single CPU system	Multiple CPU system	Reference
	Access from CPU module to other modules	All modules can be controlled.	Setting the relations between the CPU module and other modules with the PLC parameter (control CPU) is required.	Section 3.4
	Access from GOT	Accessible	Accessible to the Process CPU of the specified CPU No.	Manuals for GOT
	Access with instruction using link direct	Accessible	Only control CPU is accessible.	Section 3.6
Access range	Access to CC-Link	Accessible	Only control CPU is accessible.	CC-Link system master/local module manuals
	Access from peripheral devices	Accessible through USB or RS-232 cable, or via network.	Accessible through USB or RS-232 cable, or via network. When the Motion CPU or PC CPU module is connected, refer to the relevant manual for details.	Section 2.2
Clock function	Clock data used by intelligent function module (QD75, etc.)	Clock data of the Process CPU is used.	Clock data of the Process CPU (CPU No. 1) is used.	Section 3.6
	CPU module resetting operation	The entire system is reset by resetting the Process CPU.	The entire system is reset by resetting the Process CPU (CPU No. 1). (Resetting CPU No. 2 to 4 individually is not allowed.)	Section 3.9
Operation	Operation for CPU module stop error	The system stops.	For a stop error of the Process CPU of CPU No. 1, the multiple CPU system stops. (CPU modules No. 2 to 4 are in "MULTI CPU DOWN (Error code: 7000)" status. For a stop error occurred in any of CPU No. 2 to 4, the operation depends on the parameter setting of "Operation mode".	Section 3.10
	Communication using CPU shared memory by auto refresh		Up to 2k words in total of 4 settings per CPU. The total for all CPU modules is 8k words.	Section 4.1.2
Communication	Communication using CPU shared memory by programs		With TO / FROM instructions and instruction using the multiple CPU area device (U3En\G□).	Section 4.1.4
between CPU modules	Communication from Process CPU to Motion CPU		Instructions dedicated to the Motion CPU: 5 types, Instructions dedicated to the communication between multiple CPUs: 3 types	Section 4.2, Section 4.3.1
	Communication from Process CPU to PC CPU module		Communication dedicated instruction between multiple CPUs: 1 type	Section 4.3.2
Scan time	Factors for increasing scan time	Writing data during RUN or communication processing time setting, etc.	In addition to factors for the single CPU system, refresh processing for CPU modules in Multiple CPU system and waiting time may increase the scan time.	Section 5.2
Parameter	Parameters added for multiple CPU system		<ol> <li>No. of CPU modules (Multiple CPU setting)</li> <li>Control CPU (detailed I/O assignment setting)</li> <li>Out-of-group I/O setting (Multiple CPU setting)</li> <li>Operation mode for CPU error stop (Multiple CPU setting)</li> <li>Auto refresh setting of CPU shared memory (Multiple CPU setting)</li> <li>Some parameters must be set to the same for all CPU modules while others may be different for each CPU module.</li> </ol>	Section 6.1
Caution	When AnS/A compatible modules	AnS/A series compatible modules car		Section 7.1

Table1.13 Difference from single CPU system (continued)

----: Not available

MELSEG Q series

1

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

> > 6

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

## (4) When using the Universal model QCPU

#### Table1.14 Difference from single CPU system

	Item	Single CPU system	Multiple CPU system	Reference	
	Maximum number of extension stages	7 stages (when the Q02UCPU is use	d:4 stages)		
	Maximum number of mountble I/O modules	65 - (No. of CPUs) (when the Q02UC			
System	Main base unit model <sup>*3</sup>	Q3□B, Q3□SB, Q3□RB, Q3□DB			
configuration	Extension base unit model <sup>*3</sup>	Q5⊡B, Q6⊡B, Q6⊡RB	Section 2.1.3		
	Extension cable type	QC05B, QC06B, QC12B, QC30B, Q	C50B, QC100B		
	Overall distance of extension cable	Within 13.2 m			
	Power supply module model <sup>*3</sup>	Q6□P, Q6□SP, Q6□RP	Q6□P		
	Universal model QCPU	No restrictions on function version	·		
	I/O module	Function version A or later			
Available module	Intelligent function module	Function version A or later	Function version B or later (Function version A or later for QD62, QD62D and QD62E. No version restriction for Ql60.)		
	GX Developer	Version 8.48A or later			
	GX Configurator-AD	Version 2.05F or later			
	GX Configurator-DA	Version 2.06G or later			
	GX Configurator-SC	Version 2.12N or later	Section 2.3		
	GX Configurator-CT	Version 1.25B or later			
Available	GX Configurator-TI	Version 1.24A or later			
software	GX Configurator-TC	Version 1.23Z or later			
Soltware	GX Configurator-FL	Version 1.23Z or later			
	GX Configurator-QP	Version 2.24A or later			
	GX Configurator-PT	Version 1.23Z or later			
	GX Configurator-AS	Version 1.22Y or later			
	GX Configurator-MB	Version 1.08J or later			
	GX Configurator-DN	Version 1.23Z or later			
Concept	CPU module mounting position and CPU No.	CPU slot only (no CPU No.)	CPU slot = CPU No. 1 Slot 0 = CPU No. 2 Slot 1 = CPU No. 3 Slot 2 = CPU No. $4^{*4}$	Section 3.1.3	
	I/O number assignment	Slot 0 is 00H. Slot 0 is 00H. The number assigned to the right of the CPU module placed in the rightmost position in the multiple CPU setting is 00H.		Section 3.3.1	
	Restrictions on number of mountable modules	The number of mountable modules per CPU module is restricted depending on the module type.	The number of mountable modules per CPU module and per system is restricted depending on the module type.	Section 2.4	

\* 1: "No. of CPUs" indicates the number of CPU modules set in the "No. of PLCs" of the GX Developer.

It is 1 for the single CPU system.

- \* 2: When the PC CPU module is mounted on the multiple CPU system, the maximum number of mountble I/O modules is 65 - (No. of CPUs +1) (when the Q02UCPU is used:37 - (No. of CPUs + 1)).
- \* 3: When the Motion CPU or PC CPU module is mounted on the multiple CPU system, Q3□RB, Q6□RB, and Q6□RP are not available.
- \* 4: When the Q02UCPU is used as the CPU module 1, up to three CPU modules can be mounted. Therefore, the CPU No. 4 does not exist.

PRECAUTIONS FOR USE OF ANS SERIES MODULE

	Item	Single CPU system	Multiple CPU system	Reference
	Access from CPU module to other modules	All modules can be controlled.	Setting the relations between the CPU module and other modules with the PLC parameter (control CPU) is required.	Section 3.4
	Access from GOT	Accessible	Accessible to the Universal model QCPU of the specified CPU No.	Manuals for GOT
	Access with instruction using link direct	Accessible	Only control CPU is accessible.	Section 3.6
Access range	Access to CC-Link	Accessible	Only control CPU is accessible.	CC-Link system master/local module manuals
	Access from peripheral devices	Accessible through USB or RS-232 cable, or via network.	Accessible through USB or RS-232 cable, or via network. For access when the Motion CPU or PC CPU module is connected, refer to the relevant manual.	Section 2.2
Clock function	Clock data used by CPU modules No.2 to No.4		Clock data of the Universal model QCPU (CPU No.1) is used.*5	Section 3.8.1
CIOCK IUNCION	Clock data used by intelligent function module (QD75, etc.)	Clock data of the Universal model QCPU is used.	Clock data of the Universal model QCPU (CPU No. 1) is used.	Section 3.8.2
Operation	CPU module resetting operation	The entire system is reset by resetting the Universal model QCPU.	The entire system is reset by resetting the Universal model QCPU (CPU No. 1). (Resetting CPU No. 2 to 4 individually is not allowed.)	Section 3.9
	Operation for CPU module stop error	The system stops.	For a stop error of the Universal model QCPU of CPU No. 1, the multiple CPU system stops. (CPU modules No. 2 to 4 are in "MULTI CPU DOWN (Error code: 7000)" status. For a stop error occurred in any of CPU No. 2 to 4, the operation depends on the parameter setting of "Operation mode".	Section 3.10
	Multiple CPU system synchronized boot-up		It is possible to choose whether to synchronize the boot-up of CPU modules in the Multiple CPU system or not. (The default synchronizes the boot-up of all CPU modules.)	Section 4.5
Communication between CPU modules	Communication by auto refresh using QCPU standard memory		Memory size which can be used by all CPU modules is as follows: • When 2 CPU modules are used: 14k words • When 3 CPU modules are used: 13k words • When 4 CPU modules are used: 12k words	Section 4.1.3
	Communication by auto refresh using multiple CPU high speed transmission area <sup>*6</sup>		With TO / FROM instructions and instruction using the multiple CPU area device (U3En\G□).	Section 4.1.4
	Communication from Universal model QCPU to Motion CPU		Instructions dedicated to the Motion CPU: 5 types, Instructions dedicated to the communication between multiple CPUs: 3 types	Section 4.2, Section 4.3.1
Scan time	Factors for increasing scan time	Writing data during RUN or communication processing time setting, etc.	In addition to factors for the single CPU system, refresh processing for CPU modules in Multiple CPU system and waiting time may increase the scan time.	Section 5.2

#### Table1.14 Difference from single CPU system (continued)

----: Not available

- \* 5: When a Universal model QCPU (except Q02UCPU) or Motion CPU (Q172DCPU or Q173DCPU) is used as any of CPUs No.2 to No.4, clock data in CPU No.1 can be used.
- \* 6: When CPU No.1 is the Q02UCPU, the communication by the auto refresh using the multiple CPU high speed transmission area is not available.

Table1.14 Difference from single CPU system (continued)				
Item Single CPU system Multiple CPU system			Reference	
Parameter	Parameters added for multiple CPU system		<ol> <li>No. of CPU modules (Multiple CPU setting)</li> <li>Control CPU (detailed I/O assignment setting)</li> <li>Out-of-group I/O setting (Multiple CPU setting)</li> <li>Operation mode for CPU error stop (Multiple CPU setting)</li> <li>Multiple CPU settings)</li> <li>Multiple CPU settings)</li> <li>Multiple CPU high speed transmission area setting (Multiple CPU settings)<sup>*7</sup></li> <li>Communication area setting(refresh setting)</li> <li>Some parameters must be set to the same for all CPU modules while others may be different for each CPU module.</li> </ol>	Section 6.1
Caution	When AnS/A compatible modules is mounted	AnS/A series compatible modules cannot be used.		Section 7.1

----: Not available

\* 7: When CPU No.1 is the Q02UCPU, the multiple CPU high speed transmission area cannot be set up.

CONCEPT FOR MULTIPLE CPU SYSTEM

1

OUTLINE

SYSTEM CONFIGURATION

8

1 - 30

# CHAPTER2 SYSTEM CONFIGURATION

This chapter explains the system configuration of Multiple CPU Systems, and the precautions for Multiple CPU System configuration.


# 2.1 System configuration

# 2.1.1 System configuration using Basic model QCPU (Q00CPU, Q01CPU)

This following explains the system configuration using the Basic model QCPU.

## (1) System using the main base unit (Q3 $\square$ B)

(a) System configuration



\* 1: As a power supply module, use the Q series power supply module.

Make the power consumption within the rated output current value of the power supply module. The Slim type power supply module and Redundant power supply module cannot be used as a power supply module.

- \* 2: No Q series power supply module is required for the Q5 B type extension base unit.
- \* 3: The QCPU battery (Q6BAT) cannot be installed to the Motion CPU and the PC CPU module.
- \* 4: For further information on PC CPU module, consult CONTEC Co., Ltd Tel: +81-6-6472-7130
- \* 5: Be sure to set the control CPU of motion modules to the Motion CPU

Diagram 2.1 System configuration when Basic model QCPU is used

2 - 1

OUTLINE

2

CONFIGURATION

SYSTEM

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF ANS SERIES

NOL

# **POINT**

- (1) The Q00JCPU is not available for the multiple CPU system.
- (2) When the multiple CPU system is configured using the Basic model QCPU as the CPU No.1, only the following CPU modules can be used as the CPUs No.2 and 3.
  - Motion CPU(Q172CPUN,Q173CPUN,Q172HCPU,Q173HCPU)
  - PC CPU module



#### (b) Outline of system configuration

Basic base unit.......32 point modules are mounted for each slot. Q38B (8 slots occupied)




Diagram 2.2 System configuration example for using Basic model QCPU

Tablez. The ancients of Oystem Comgaration, Applicable Dase Onits, Extension Cables, Tower Cuppty modules		
CPU number	CPU1: CPU No. 1 (Basic model QCPU), CPU2: CPU No. 2 (Motion CPU), CPU3: CPU No. 3 (PC CPU module)	
Maximum number of	4 extension units	
extension stages 4 extension units		
Maximum number of	25 - (No. of CPUs)	
mountble I/O modules		
Available main base	e Q33B, Q35B, Q38B, Q312B	
unit model		
	Model not requiring power supply module	Q52B, Q55B
Available extension	Model requiring Q series power supply	
base unit model	module	Q63B, Q65B, Q68B, Q612B
Available extension		
cable type	QC05B, QC06B, QC12B, QC30B, QC50B, QC100B	
Available power	Q61P-A1, Q61P-A2, Q61P, Q62P, Q63P, Q64P	
supply module model		

Table 2.1 Restrictions on System Configuration, Applicable Base Units, Extension Cables, Power Supply Modules

Precautions

- Do not use an extension cable longer than 13.2m (43.31 ft).
- · When using an extension cable, keep it away from the main circuit (high voltage and large current) line.
- Set the number of extension stages so as not to be duplicated.
- The QA1S6□B, QA6□B, QA6ADP+A5□B/A6□B, or Q6R□B cannot be connected as an extension base unit.
- Although there is no restriction on the connection order of the Q5 B and the Q6 B, check the availability of them by referring to QCPU User's Manual (Hardware Design, Maintenance and Inspection) when both the Q5 B and the Q6
  B exist as the extension base unit.
- · Connect the OUT connector of an extension base unit and the IN connector of the adjacent extension base unit by an extension cable.
- When 26 modules or more are mounted, an error "SP. UNIT LAY ERR." (error code: 2124) occurs. (The number of mountable modules includes one CPU module.)
- The redundant base unit cannot be used when the Basic model QCPU is mounted on the multiple CPU system.
- "No. of CPUs" is the number of CPUs set by [No. of PLC] of GX Developer.
- · The PC CPU module occupies two slots. Therefore, when the PC CPU module is used, the maximum number of I/O modules is decreased by 1 from the value indicated in Table 2.1.
- · For details of the Motion CPU, and PC CPU module, refer to the manual of each CPU module.

OUTLINE


2

MELSEG **Q** series

COMMUNICATIONS BETWEEN CPU MODULES

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

- (2) When using the Multiple CPU High speed main base unit (Q3 DB)
  - (a) System configuration



\* 1: As a power supply module, use the Q series power supply module.

Make the power consumption within the rated output current value of the power supply module. The Slim type power supply module and Redundant power supply module cannot be used as a power supply module.

- \* 2: No Q series power supply module is required for the Q5 B type extension base unit.
- \* 3: The QCPU battery (Q6BAT) cannot be installed to the PC CPU module.
- \* 4: For further information on PC CPU module, consult CONTEC Co., Ltd Tel: +81-6-6472-7130

Diagram 2.3 System configuration when Basic model QCPU is used

# 

- (1) The Q00JCPU is not available for the multiple CPU system.
- (2) When the multiple CPU system is configured using the Basic model QCPU as the CPU No.1, only the following CPU modules can be used as the CPUs No.2.
  - PC CPU module



OUTLINE

2

#### (b) Outline of system configuration




Diagram 2.4 System configuration example for using Basic model QCPU

2 - 7

OUTLINE

2

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

#### Table2.2 Restrictions on System Configuration, Applicable Base Units, Extension Cables, Power Supply Modules

CPU number	CPU1: CPU No. 1 (Basic model QCPU), CPU2: CPU No. 2 (PC CPU module)		
Maximum number of extension stages	4 extension units		
Maximum number of mountble I/O modules	25 - (No. of CPUs)		
Available main base unit model	Q33B, Q35B, Q38B, Q312B		
Available extension	Model not requiring power supply module	Q52B, Q55B	
base unit model	Model requiring Q series power supply module	Q63B, Q65B, Q68B, Q612B	
Available extension cable type	QC05B, QC06B, QC12B, QC30B, QC50B, QC100B		
Available power supply module model	Q61P-A1, Q61P-A2, Q61P, Q62P, Q63P, Q64P		

Precautions

- Do not use an extension cable longer than 13.2m (43.31 ft).
- When using an extension cable, keep it away from the main circuit (high voltage and large current) line.
- Set the number of extension stages so as not to be duplicated.
- The QA1S6□B, QA6□B, QA6ADP+A5□B/A6□B, or Q6R□B cannot be connected as an extension base unit.
- Although there is no restriction on the connection order of the Q5□B and the Q6□B, check the availability of them by referring to QCPU User's Manual (Hardware Design, Maintenance and Inspection) when both the Q5□B and the Q6□B exist as the extension base unit.
- Connect the OUT connector of an extension base unit and the IN connector of the adjacent extension base unit by an extension cable.
- When 26 modules or more are mounted, an error "SP. UNIT LAY ERR." (error code: 2124) occurs. (The number of mountable modules includes one CPU module.)
- The redundant base unit cannot be used when the Basic model QCPU is mounted on the multiple CPU system.
- "No. of CPUs" is the number of CPUs set by [No. of PLC] of GX Developer.
- The PC CPU module occupies two slots. Therefore, when the PC CPU module is used, the maximum number of I/O modules is decreased by 1 from the value indicated in Table 2.1.
- For details of the PC CPU module, refer to the manual of PC CPU module.


STARTING UP THE MULTIPLE CPU

# 2.1.2 System configuration using High Performance model QCPU or Process CPU as CPU No.1

This following explains the system configuration using the High Performance model QCPU and the Process CPU as the CPU No.1.

## (1) When using the main base unit (Q3 $\square$ B)

## (a) System configuration



2.1 System configuration 2.1.2 System configuration using High Performance model QCPU or Process CPU as CPU No.1

# MELSEC Q series

- \* 1: Only one memory card can be mounted. Select an appropriate memory card from the SRAM, Flash and ATA in accordance with application and capacity.
- When a commercial memory card is used, the operation is not guaranteed.
  \* 2: Use the Q series power supply module for the power supply module. Keep the current consumption within the rated output current of the power supply module. The Slim power supply
- \* 3: When the High Performance model QCPU is set to the control CPU of the AnS/A series module, extension is allowed.
- When the Process CPU or the Universal model QCPU is used, extension is not allowed. The QA1S6 B, QA6 B, or QA6ADP+A5 B/A6 B is available for the AnS/A series compatible power supply module, the I/O module and the special function module.
- \* 4: The Q Series power supply module is not required for the Q5 B extension base unit.
- \* 5: The motion CPU and PC CPU module do not accept battery for QCPU and memory card.
- \* 6: For further information on PC CPU module, consult CONTEC Co., Ltd Tel: +81-6-6472-7130
- \* 7: Be sure to set the control CPU of the motion module to the Motion CPU.
- \* 8: When mounting the Universal model QCPU and the PC CPU module at the same time, use the PPC-CPU852 (MS)-512 as the PC CPU module.
- \* 9: The Q02UCPU cannot be mounted. The Universal model QCPU (except Q02UCPU) and the Motion CPU (Q172CPUN, Q173CPUN, Q172HCPU, and Q173HCPU) cannot be mounted at the same time.
- \* 10: When the Q8BAT is used for the Universal model QCPU, use the connection cable whose connector part displays "A". For details of connector part of a connection cable, refer to the following manual.
  - CFT QCPU User's Manual (Hardware Design, Maintenance and Inspection)
- \* 11: The QA6ADP+A5□B/A6□B is available. However, when using the QA1S6□B, the QA6ADP+A5□B/A6□B cannot be connected.

# 

When the multiple CPU system is configured using the High Performance model QCPU or the Process CPU as the CPU No.1, only the following CPU modules can be used as the CPUs No.2 to No.4.

- High Performance model QCPU
- Process CPU
- Universal model QCPU (except Q02UCPU)
- Motion CPU(Q172CPUN0,Q173CPUN,Q172HCPU,Q173HCPU)
- PC CPU module

Note that the multiple CPU system cannot be configured using the following combinations.

- Combination of the Universal model QCPU (except Q02UCPU) and the Motion CPU (Q172CPUN, Q173CPUN, Q172HCPU, Q173HCPU)
- Combination of the Universal model QCPU (except Q02UCPU) and the PC CPU module (PPC-CPU686(MS)-64, PPC-CPU686(MS)-128)

OUTLINE

2

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

#### (b) Outline of system configuration

Basic base unit.......32 point modules are mounted for each slot. Q312B (12 slots occupied) CPU 0 9 10 11 Slot numbe ř 100 to 11F 20 to 3F 40 to 5F 60 to 7F C0 to DF E0 to FF Ħ 9Р ВΓ 5 80 to 9 A0 to E Ų I/O number 8 Q series power CPU module 4 CPU module 3 supply module CPU module 2 CPU module 1 Q612B (12 slots occupied) 1st 12 13 14 15 16 18 19 20 21 22 23 tensio 17 • • 1C0 to 1DF 1E0 to 1FF 200 to 21F 180 to 19F 1A0 to 1BF 220 to 23F 240 to 25F 15F 17F 260 to 27F 29F 120 to 13F 140 to ' 160 to ' 280 to 2 0 0 Q55B (5 slots occupied) QA1S68B (8 slots occupied) 2nd 5th 45 46 47 48 49 50 51 52 24 25 26 27 28 xtensio xtensio 0 300 to 31F •• 2A0 to 2BF 2C0 to 2DF 2E0 to 2FF to 5FF 0 0 0 0 to 57F 5C0 to 5DF 320 to 33F to 59F 5A0 to 5BF 600 to 61F 620 to 63F 55F 0 0 5 0 •• 540 560 580 5E0 0 0 0 0 AnS series power supply module Q68B (8 slots occupied) QA1S65B (5 slots occupied) 3rd 6th 29 30 31 tensio 53 54 55 56 57 35 36 tonsir 0 420 to 43F 3A0 to 3BF 3C0 to 3DF 3E0 to 3FF 400 to 41F 340 to 35F 360 to 37F 380 to 39F Ϊĥ to 6DF to 65F 0 0 6A0 to 6BF 660 to 67F 680 to 69F •• 0 0 0 0 640 6C0 0 0 0 0 • • Q68B (8 slots occupied) QA68B (8 slots occupied) 4th 37 38 39 43 44 40 41 42 58 59 60 61 62 63 0 0 8 7th xtensio ß 4C0 to 4DF 4E0 to 4FF 500 to 51F 0 0 4A0 to 4BF 520 to 53F 440 to 45F 460 to 47F 480 to 49F 720 to 73E •• 700 to 71F 740 to 75E 760 to 77E 0 0 6E0 to 6FF 780 to 79E inhibited inhibited 0 0 0 0 Ŭ, U, 0 0 0 0 0 0 • • A series power supply Error in module mounting

Diagram 2.6 System configuration example for using Q3 B

MELSEG	Q series
--------	----------

OUTLINE

2

PT FOR

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

RECAUTIONS FOR SE OF ANS SERIES

#### Table2.3 Restrictions on System Configuration, Applicable Base Units, Extension Cables, Power Supply Modules

er	CPU module1: CPU No.1, CPU module 2: CPU No.2, CPU module 3: CPU No.3, CPU module 4: CPU No.4

CPU module1: CPU No.1, CPU module 2: CPU No.2, CPU module 3: CPU No.3, CPU module 4: CPU No.4		
7 extension stages		
7 Extension stages		
65 - (No. of CPUs)		
		Q33B, Q35B, Q38B, Q312B
Type not requiring power supply module	Q52B, Q55B, QA6ADP+A5⊟B	
Type requiring Q series power supply	Q63B, Q65B, Q68B, Q612B	
module		
Type requiring AnS series power supply	QA1S65B, QA1S68B	
module	QA1303B, QA1300B	
Type requiring A series power supply	QA65B, QA68B, QA6ADP+A6⊟B	
module		
Available extension cable type QC05B, QC06B, QC12B, QC30B, QC50B, QC100B		
		Q series power supply module
AnS series power supply module	A1S61PN, A1S62PN, A1S63P	
A series power supply module	A61P, A61PN, A62P, A63P, A61PEU, A62PEU	
-	Type not requiring power supply module Type requiring Q series power supply module Type requiring AnS series power supply module Type requiring A series power supply module QC05B, QC Q series power supply module	

Precautions

- Do not use an extension cable longer than 13.2m (43.31 ft).
- When using an extension cable, keep it away from the main circuit (high voltage and large current) line.
- Set the number of extension stages so as not to be duplicated.
- When the Q5□B, Q6□B, QA1S6□B, QA6□B, and QA6ADP+A5B/A6□B<sup>\*1</sup> are used together as the extension base unit, mount the Q5□B/Q6□B, QA1S6□B, QA6□B, and QA6ADP+A5□B/A6□B in order from the nearest position of the main base unit.

Although there is no restriction on the connection order of the Q5 $\square$ B and the Q6 $\square$ RB, check the availability of them by referring to QCPU User's Manual (Hardware Design, Maintenance and Inspection).

The extension base units QA1S6
B, QA6
B, and QA6ADP+A5
B/A6
B can
be extended when the High Performance model QCPU is set as the control CPU
of the AnS/A series.

When the Process CPU or the Universal model QCPU is used, extension is not allowed.

- The Q6 RB cannot be connected as an extension base unit.
- Connect the OUT connector of an extension base unit and the IN connector of the adjacent extension base unit by an extension cable.
- When 66 modules or more are mounted, an error "SP. UNIT LAY ERR." (error code: 2124) occurs. (The number of mountable modules includes one CPU module.)
- \* 1: When using the QA1S6 B, the QA6ADP+A5 B/A6 C annot be connected.


- "No. of CPUs" is the number of CPUs set by [No. of PLC] of GX Developer.
- When mounting the Universal model QCPU (except the Q02UCPU) and the Motion CPU at the same time, use the Q172DCPU or Q173DCPU as the Motion CPU.
- When mounting the Universal model QCPU and the PC CPU module at the same time, use the PPC-CPU852 (MS)-512 as the PC CPU module.
- The PC CPU module occupies two slots. Therefore, when the PC CPU module is used, the maximum number of I/O modules is decreased by 1 from the value indicated in Table 2.3.
- For details of the Motion CPU, and PC CPU module, refer to the manual of each CPU module.

OUTLINE

2

## (2) When using the redundant main base unit (Q3 $\square$ RB)

(a) System configuration



- supply base unit at the same time. The Q series power supply module and the slim type power supply module are not available for
- the power supply module.
- \* 3: The Q Series power supply module is not required for the Q5 B extension base unit.
- \* 4: When the Q8BAT is used for the Universal model QCPU, use the connection cable whose connector part displays "A".
  - For details of connector part of a connection cable, refer to the following manual.

CPU User's Manual (Hardware Design, Maintenance and Inspection)

Diagram 2.7 System configuration when Q RB is used

QCPU PROCESSING TIME

# 

- (1) When the multiple CPU system is configured using the High Performance model QCPU or the Process CPU as the CPU No.1, only the following modules can be used as the CPUs No.2 to CPU No.4.
  - High Performance model QCPU
  - Process CPU
  - Universal model QCPU (except Q02UCPU)
- (2) When duplicating power supply, use the redundant power supply base unit and the redundant power supply module.

For the power supply module mounted on the redundant power supply base unit, only the redundant power supply module can be used.

### (b) Outline of system configuration




Diagram 2.8 System configuration example for using Q3 RB

MELSEG **Q** series

OUTLINE

2

CONFIGURATION

SYSTEM

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF AnS SERIES MODULE

STARTING UP THE MULTIPLE CPU SYSTEM

#### Table2.4 Restrictions on System Configuration, Applicable Base Units, Extension Cables, Power Supply Modules


CPU number	CPU module1: CPU No.1, CPU module 2: CPU No.2, CPU module 3: CPU No.3, CPU module 4: CPU No.4		
Maximum number of extension stages	7 extension stages		
Maximum number of mounted I/O modules	65 - (No. of CPUs)		
Available main base unit model	Q38RB		
Available extension	Type not requiring power supply module	Q52B, Q55B	
base unit model	Type requiring redundant power supply module	Q68RB	
Available extension cable type	QC05B, QC06B, QC12B, QC30B, QC50B, QC100B		
Available power supply module model	Q63RP, Q64RP		

Precautions

- Do not use an extension cable longer than 13.2m (43.31 ft).
- When using an extension cable, keep it away from the main circuit (high voltage and large current) line.
- Set the number of extension stages so as not to be duplicated.
- Although there is no restriction on the connection order of the Q5□B and the Q6R□B, check the availability of them by referring to QCPU User's Manual (Hardware Design, Maintenance and Inspection).
- The Q6□B, QA1S6□B, QA6□B, or QA6ADP+A5□B/A6□B cannot be connected as an extension base unit.
- Connect the OUT connector of an extension base unit and the IN connector of the adjacent extension base unit by an extension cable.
- When 66 modules or more are mounted, an error "SP. UNIT LAY ERR." (error code: 2124) occurs. (The number of mountable modules includes one CPU module.)
- "No. of CPUs" is the number of CPUs set by [No. of PLC] of GX Developer.
- When the redundant base unit is used, bus connection is not available for the GOT.
- When the redundant power main base unit is used, the Motion CPU, and PC CPU module cannot be used.

# (3) When using the slim type main base unit (Q3 $\square$ SB)

(a) System configuration



- \* 1: One memory card is installed. Select an appropriate memory card from the SRAM, Flash and ATA cards according to the application and capacity.
  - When the memory card is used, operation is not guaranteed.
- \* 2: The slim type main base unit does not have an extension cable connector.
- The extension base or GOT cannot be connected.
- \* 3: As a power supply module, use the slim type power supply module. Keep the current consumption within the rated output current of the power supply module. The Q series power supply module and the redundant power supply module are not available for the power supply module.
- \* 4: When the Q8BAT is used for the Universal model QCPU, use the connection cable whose connector part displays "A".
  - For details of connector part of a connection cable, refer to the following manual.

#### Diagram 2.9 System configuration when Q3 $\square$ SB is used

# 

When the multiple CPU system is configured using the High Performance model QCPU as the CPU No.1, only the following CPU modules can be used as the CPUs No.2 and 3.

- High Performance model QCPU
- Universal model QCPU (except Q02UCPU)

PRECAUTIONS FOR USE OF ANS SERIES MODUI F

MELSEG Q series

OUTLINE

2

CONCEPT FOR MULTIPLE CPU SYSTEM


COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

#### (b) Outline of system configuration

Slim type main base unit .........32 point module is mounted for each slot.



#### Diagram 2.10 System configuration example for using Q3 SB

#### Table2.5 Restrictions on System Configuration, Applicable Base Units, Extension Cables, Power Supply Modules

CPU number	CPU module 1: CPU No.1, CPU module 2: CPU No.2, CPU module 3: CPU No.3	
Maximum number of	Extension not allowed	
extension stages		
Maximum number of	Q32SB	3 - (No. of CPUs)
Maximum number of mountble I/O modules	Q33SB	4 - (No. of CPUs)
mountaie no mounes	Q35SB	6 - (No. of CPUs)
Available main base	Q32SB, Q33SB, Q35SB	
unit model		
Available power	Q61SP	
supply module model		

Precautions

- The slim type main base unit has no extension cable connector. The extension base or GOT cannot be connected.
- Since the current consumption of the CPU module exceeds the rated output current of the power supply module (Q61SP), mounting 4 CPU modules is not allowed.
- "No. of CPUs" indicates the number of CPU modules set in the "No. of PLCs" of the GX Developer.

2

**JRATION** 

CONCEPT FOR MULTIPLE CPU SYSTEM


COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

# (4) When using the Multiple CPU high speed main base unit (Q3 $\square$ DB)

(a) System configuration



- \* 1: Only one memory card can be mounted. Select an appropriate memory card from the SRAM, Flash and ATA in accordance with application and capacity. When a commercial memory card is used, the operation is not guaranteed.
- \* 2: Use the Q series power supply module for the power supply module. Keep the current consumption within the rated output current of the power supply module. The Slim power supply module and Redundant power supply module are not available for the power supply module.
- \* 3: The Q Series power supply module is not required for the Q5 B extension base unit.
- \* 4: The PC CPU module do not accept battery for QCPU and memory card.
- \* 5: For further information on PC CPU module, consult CONTEC Co., Ltd Tel: +81-6-6472-7130
- \* 6: When the Q8BAT is used for the Universal model QCPU, use the connection cable whose connector part displays "A".

For details of connector part of a connection cable, refer to the following manual.

CPU User's Manual (Hardware Design, Maintenance and Inspection).

Diagram 2.11 System configuration when Q3 $\Box$ DB is used

# 

When the multiple CPU system is configured using the High Performance model QCPU or the Process CPU as the CPU No.1, only the following CPU modules can be used as the CPUs No.2 to No.4.

- High Performance model QCPU
- Process CPU
- Universal model QCPU (except Q02UCPU)
- PC CPU module

Note that the universal model QCPU and the PC CPU module (PPC-CPU686(MS)-64,PPC-CPU686(MS)-128) cannot be mounted at the same time.



2

CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF ANS SERIES MODULE

STARTING UP THE MULTIPLE CPU SYSTEM

#### (b) Outline of system configuration

Basic base unit.......32 point modules are mounted for each slot.




Diagram 2.12 System configuration example for using Q3DB

#### Table2.6 Restrictions on System Configuration, Applicable Base Units, Extension Cables, Power Supply Modules

CPU number	CPU module1: CPU No.1, CPU module 2: CPU No.2, CPU module 3: CPU No.3, CPU module 4: CPU No.4	
Maximum number of extension stages	7 extension stages	
Maximum number of mountble I/O modules	65 - (No. of CPUs)	
Available main base unit model	Q38DB, Q312DB	
Available extension	Type not requiring power supply module	Q52B, Q55B
base unit model	Type requiring Q series power supply module	Q63B, Q65B, Q68B, Q612B
Available extension cable type	QC05B, QC06B, QC12B, QC30B, QC50B, QC100B	
Available power supply module model	Q61P-A1, Q61P-A2, Q61P, Q62P, Q63P, Q64P	

Precautions

- Do not use an extension cable longer than 13.2m (43.31 ft).
- When using an extension cable, keep it away from the main circuit (high voltage
- and large current) line.
- Set the number of extension stages so as not to be duplicated.
- Although there is no restriction on the connection order of the Q5□B and the Q6□B, check the availability of them by referring to QCPU User's Manual (Hardware Design, Maintenance and Inspection) when both the Q5□B and the Q6□B exist as the extension base unit.
- The QA1S6 B, QA6 B, QA6ADP+A5 B/A6 B, or Q6R B cannot be connected as an extension base unit.
- Connect the OUT connector of an extension base unit and the IN connector of the adjacent extension base unit by an extension cable.
- When 66 modules or more are mounted, an error "SP. UNIT LAY ERR." (error code: 2124) occurs. (The number of mountable modules includes one CPU module.)
- "No. of CPUs" is the number of CPUs set by [No. of PLC] of GX Developer.
- When mounting the Universal model QCPU and the PC CPU module at the same time, use the PPC-CPU852 (MS)-512 as the PC CPU module.
- The PC CPU module occupies two slots. Therefore, when the PC CPU module is used, the maximum number of I/O modules is decreased by 1 from the value indicated in the table.
- For details of the PC CPU module, refer to the manual of PC CPU module.

**2** - 23

# 2.1.3 System configuration using Universal model QCPU as CPU No.1

The following explains the system configuration using the Universal model QCPU as the CPU No.1.

MELSEG Q series

OUTLINE

2

**IGURATION** 

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME


PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF ANS SERIES MODULE

> STARTING UP THE MULTIPLE CPU SYSTEM

# (1) When using the Multiple CPU High speed main base unit (Q3 DB)

## (a) System configuration



For details of connector part of a connection cable, refer to the following manual.

CFPU User's Manual (Hardware Design, Maintenance and Inspection)

\* 8: For further information on PC CPU module, consult CONTEC Co., Ltd Tel: +81-6-6472-7130)

#### Diagram 2.13 System configuration when Q3 $\Box$ DB is used

# 

- (1) When the multiple CPU system is configured using Q02UCPU as the CPU No.1, only the following CPU modules can be used as the CPUs No.2.
   PC CPU module(PPC-CPU852(MS)-512)
- (2) When the multiple CPU system is configured using the Q03UDCPU, Q04UDHCPU, or Q06UDHCPU as the CPU No.1, only the following CPU modules can be used as the CPUs No.2 to No.4.
  - Universal model QCPU(except Q02UCPU)
  - High Performance model QCPU
  - Process CPU
  - Motion CPU(Q172DCPU,Q173DCPU)
  - PC CPU module(PPC-CPU852(MS)-512)



2

CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM


COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

#### (b) Outline of system configuration

Basic base unit.......32 point modules are mounted for each slot.



- \* 1: When the Q02UCPU is used as the CPU module 1, up to three CPU modulescan be mounted. Therefore, the CPU module 4 does not exist.
- \* 2: When the Q02UCPU is used as the CPU module 1, the number of mountable modules is 36. Therefore, the module cannot be mounted on slot 36 or later. An error occurs when the module is mounted on slot 36 or later.
- \* 3: When the Q02UCPU is used as the CPU module 1, up to four extensions can be connected. Therefore, five to seven extensions do not exist.

Diagram 2.14 System configuration example for using Q3 DB

#### Table2.7 Restrictions on System Configuration, Applicable Base Units, Extension Cables, Power Supply Modules

CPU number	CPU module1: CPU No.1, CPU module 2: CPU No.2, CPU module 3: CPU No.3, CPU module 4: CPU No.4 <sup>*1</sup>	
Maximum number of extension stages	7 extension stages(when the Q02UCPU is used: 4 extension stages)	
Maximum number of mountble I/O modules	65 - (No. of CPUs)(when the Q02UCPU is used: 37-(No. of CPUs))	
Available main base unit model	Q38DB, Q312DB	
Available extension	Type not requiring power supply module	Q52B, Q55B
base unit model	Type requiring Q series power supply module	Q63B, Q65B, Q68B, Q612B
Available extension cable type	QC05B, QC06B, QC12B, QC30B, QC50B, QC100B	
Available power supply module model	Q61P-A1, Q61P-A2, Q61P, Q62P, Q63P, Q64P	


\* 1: When the Q02UCPU is mounted on the CPU slot 1, up to three CPU modules can be mounted. Therefore, the CPU module 4 does not exist.

#### Precautions

- Do not use an extension cable longer than 13.2 m (43.31 ft).
- When using an extension cable, keep it away from the main circuit (high voltage
- · and large current) line.
- Set the number of extension stages so as not to be duplicated.
- Although there is no restriction on the connection order of the Q5□B and the Q6□B, check the availability of them by referring to QCPU User's Manual (Hardware Design, Maintenance and Inspection) when both the Q5□B and the Q6□B exist as the extension base unit.
- The QA1S6 B, QA6 B, QA6ADP+A5 B/A6 B, or Q6 RB cannot be used as the extension base unit.
- Connect the OUT connector of an extension base unit and the IN connector of the adjacent extension base unit by an extension cable.
- When 66 modules or more are mounted, an error "SP. UNIT LAY ERR." (error code: 2124) occurs. (The number of mountable modules includes one CPU module.)
- "No. of CPUs" is the number of CPUs set by [No. of PLC] of GX Developer.
- The PC CPU module occupies two slots. Therefore, when the PC CPU module is used, the maximum number of I/O modules is decreased by 1 from the value indicated in the table.
- For details of the Motion CPU, and the PC CPU module, refer to the manual of each CPU module.

# (2) When using the main base unit (Q3 $\square$ B)

(a) System configuration



#### Diagram 2.15 System configuration when Q3 B is used

- \* 1: Only one memory card can be mounted. Select an appropriate memory card from the SRAM, Flash and ATA in accordance with application and capacity.
   When a commercial memory card is used, the operation is not guaranteed.
- \* 2: Use the Q series power supply module for the power supply module. Keep the current consumption within the rated output current of the power supply module. The Slim power supply module and Redundant power supply module are not available for the power supply module.
- \* 3: The Q Series power supply module is not required for the Q5 B extension base unit.
- \* 4: The motion CPU, and PC CPU module do not accept battery for QCPU and memory card.
- \* 5: Usable Motion CPUs are only the Q172CPUN, Q173CPUN, Q172HCPU, and Q173HCPU when the Q02UCPU is used.
  - Any Motion CPU cannot be mounted with the Q03UDCPU, Q04UDHCPU or Q06UDHCPU.
- \* 6: Be sure to set the control CPU of the motion module to the Motion CPU.
- \* 7: For further information on PC CPU module, consult CONTEC Co., Ltd Tel: +81-6-6472-7130
- \* 8: When the Q8BAT is used for the Universal model QCPU, use the connection cable whose connector part displays "A". For details of connector part of a connection cable, refer to the following manual.

CPU User's Manual (Hardware Design, Maintenance and Inspection)

MELSEG Q series

OUTLINE

2

**JRATION** 

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

## 

- (1) When the multiple CPU system is configured using Q02UCPU as the CPU No.1, only the following CPU modules can be used as the CPUs No.2.
  - Motion CPU (Q172CPUN, Q173CPUN, Q172HCPU, and Q173HCPU)
    PC CPU module (PPC-CPU852(MS)-512)
- (2) When the multiple CPU system is configured using Q03UDCPU, Q04UDHCPU, Q06UDHCPU as the CPU No.1, only the following CPU modules can be used as the CPUs No.2 to No.4.
  - High Performance model QCPU
  - Process CPU
  - Universal model QCPU (except Q02UCPU)
  - PC CPU module (PPC-CPU852(MS)-512)



2

CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM


COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

## (b) Outline of system configuration

Basic base unit.......32 point modules are mounted for each slot.



- \* 1: When the Q02UCPU is used as the CPU module 1, up to three CPU modulescan be mounted. Therefore, the CPU module 4 does not exist.
  \* 2: When the Q02UCPU is used as the CPU module 1, the number of mountable
  - 2. When the Q02UCPU is used as the CFO module 1, the full be of moduleal modules is 36. Therefore, the module cannot be mounted on slot 36 or later. An error occurs when the module is mounted on slot 36 or later.
- \* 3: When the Q02UCPU is used as the CPU module 1, up to four extensions can be connected. Therefore, five to seven extensions do not exist.
   Diagram 2.16 System configuration example for using Q3□B

PRECAUTIONS FOR USE OF ANS SERIES MODULE

#### Table2.8 Restrictions on System Configuration, Applicable Base Units, Extension Cables, Power Supply Modules

CPU number	CPU module1: CPU No.1, CPU module 2: CPU No.2, CPU module 3: CPU No.3, CPU module 4: CPU No.4*1	
Maximum number of extension stages	7 extension stages (when the Q02UCPU is used: 4 extension stages)	
Maximum number of mountble I/O modules	65 - (No. of CPUs) (when the Q02UCPU is used: 37-(No. of CPUs))	
Available main base unit model	Q33B, Q35B, Q38B, Q312B	
Available extension	Type not requiring power supply module	Q52B, Q55B
base unit model	Type requiring Q series power supply module	Q63B, Q65B, Q68B, Q612B
Available extension cable type	QC05B, QC06B, QC12B, QC30B, QC50B, QC100B	
Available power supply module model	Q61P-A1, Q61P-A2, Q61P, Q62P, Q63P, Q64P	

\* 1: When the Q02UCPU is mounted on the CPU slot 1, up to three CPU modules can be mounted. Therefore, the CPU module 4 does not exist.

Precautions

- Do not use an extension cable longer than 13.2m (43.31 ft).
- When using an extension cable, keep it away from the main circuit (high voltage and large current) line.
- Set the number of extension stages so as not to be duplicated.
- Although there is no restriction on the connection order of the Q5 B and the Q6 RB, check the availability of them by referring to QCPU User's Manual (Hardware Design, Maintenance and Inspection).
- The QA1S6□B, QA6□B, QA6ADP+A5□B/A6□B, or Q6□RB cannot be connected as an extension base unit.
- Connect the OUT connector of an extension base unit and the IN connector of the adjacent extension base unit by an extension cable.
- When 66 modules or more are mounted, an error "SP. UNIT LAY ERR." (error code: 2124) occurs. (The number of mountable modules includes one CPU module.)
- "No. of CPUs" is the number of CPUs set by [No. of PLC] of GX Developer.
- The PC CPU module occupies two slots. Therefore, when the PC CPU module is used, the maximum number of I/O modules is decreased by 1 from the value indicated in the table.
- For details of the Motion CPU, the PC CPU module and refer to the manual of each CPU module.

2


QCPU PROCESSING TIME

PRECAUTIONS FOR USE OF ANS SERIES

NOL

## (3) When using the redundant main base unit (Q3 $\square$ RB)

(a) System configuration



- \* 3: The Q Series power supply module is not required for the Q5 B extension base unit.
- \* 4: When the Q8BAT is used for the Universal model QCPU, use the connection cable whose connector part displays "A".

For details of connector part of a connection cable, refer to the following manual.

CPU User's Manual (Hardware Design, Maintenance and Inspection)


Diagram 2.17 System configuration when Q RB is used

# 

- (1) The Q02UCPU is not available for the multiple CPU system.
- (2) When the multiple CPU system is configured using the Universal model QCPU (except Q02UCPU) or the Process CPU as the CPU No.1, only the following modules can be used as the CPUs No.2 to CPU No.4.
  - High Performance model QCPU
  - Process CPU
  - Universal model QCPU (except Q02UCPU)
- (3) When duplicating power supply, use the redundant power supply base unit and the redundant power supply module.

For the power supply module mounted on the redundant power supply base unit, only the redundant power supply module can be used.

## (b) Outline of system configuration





MELSEG Q series

OUTLINE

2

CONFIGURATION

SYSTEM

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF AnS SERIES MODULE

STARTING UP THE MULTIPLE CPU SYSTEM

#### Table2.9 Restrictions on System Configuration, Applicable Base Units, Extension Cables, Power Supply Modules

CPU number	CPU module1: CPU No.1, CPU module 2: CPU No.2, CPU module 3: CPU No.3, CPU module 4: CPU No.4	
Maximum number of extension stages	7 extension stages	
Maximum number of mounted I/O modules	65 - (No. of CPUs)	
Available main base unit model	Q38RB	
Available extension	Type not requiring power supply module	Q52B, Q55B
base unit model	Type requiring redundant power supply module	Q68RB
Available extension cable type	QC05B, QC06B, QC12B, QC30B, QC50B, QC100B	
Available power supply module model	Q63RP, Q64RP	


Precautions

- Do not use an extension cable longer than 13.2m (43.31 ft).
- When using an extension cable, keep it away from the main circuit (high voltage and large current) line.
- Set the number of extension stages so as not to be duplicated.
- Although there is no restriction on the connection order of the Q5□B and the Q6R□B, check the availability of them by referring to QCPU User's Manual (Hardware Design, Maintenance and Inspection).
- The Q6□B, QA1S6□B, QA6□B, or QA6ADP+A5□B/A6□B cannot be connected as an extension base unit.
- Connect the OUT connector of an extension base unit and the IN connector of the adjacent extension base unit by an extension cable.
- When 66 modules or more are mounted, an error "SP. UNIT LAY ERR." (error code: 2124) occurs. (The number of mountable modules includes one CPU module.)
- "No. of CPUs" is the number of CPUs set by [No. of PLC] of GX Developer.
- When the redundant power main base unit is used, bus connection is not available for the GOT.
- When the redundant power main base unit is used, the Motion CPU, and PC CPU module cannot be used.

2 - 35

# (4) When using the slim type main base unit (Q3 $\square$ SB)

(a) System configuration



- \* 1: One memory card is installed. Select an appropriate memory card from the SRAM, Flash and ATA cards according to the application and capacity.
  - When the memory card is used, operation is not guaranteed.
- \* 2: The slim type main base unit does not have an extension cable connector.
- The extension base or GOT cannot be connected.
- \* 3: As a power supply module, use the slim type power supply module. Keep the current consumption within the rated output current of the power supply module. The Q series power supply module and the redundant power supply module are not available for the power supply module.
- \* 4: When the Q8BAT is used for the Universal model QCPU, use the connection cable whose connector part displays "A".
  - For details of connector part of a connection cable, refer to the following manual.
  - CPU User's Manual (Hardware Design, Maintenance and Inspection)

#### Diagram 2.19 System configuration when Q3 SB is used

# 

- (1) The Q02UCPU is not available for the multiple CPU system.
- (2) When the multiple CPU system is configured using the Universal model QCPU (except Q02UCPU) as the CPU No.1, only the following CPU modules can be used as the CPUs No.2 and 3.
  - High Performance model QCPU
  - Universal model QCPU (except Q02UCPU)

PRECAUTIONS FOR USE OF ANS SERIES

ISL NO

MELSEG Q series

OUTLINE

2


CONCEPT FOR MULTIPLE CPU SYSTEM


COMMUNICATIONS BETWEEN CPU MODULES

QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

#### (b) Outline of system configuration





#### Diagram 2.20 System configuration example for using Q3 SB

#### Table2.10 Restrictions on System Configuration, Applicable Base Units, Extension Cables, Power Supply Modules

CPU number	CPU module 1: CPU No.1, CPU module 2: CPU No.2, CPU module 3: CPU No.3	
Maximum number of	Extension not allowed	
extension stages		
Maximum number of	Q32SB	3 - (No. of CPUs)
Maximum number of mountble I/O modules	Q33SB	4 - (No. of CPUs)
mountale no mounes	Q35SB	6 - (No. of CPUs)
Available main base	Q32SB, Q33SB, Q35SB	
unit model	Q323D, Q333D, Q333D	
Available power	Q61SP	
supply module model		


Precautions

- The slim type main base unit has no extension cable connector. The extension base or GOT cannot be connected.
- Since the current consumption of the CPU module exceeds the rated output current of the power supply module (Q61SP), mounting 4 CPU modules is not allowed.
- "No. of CPUs" indicates the number of CPU modules set in the "No. of PLCs" of the GX Developer.

# 2.2 Configuration of peripheral devices

This section describes the system configurations of peripheral devices that can be used with the Basic model QCPU, High Performance model QCPU, Process CPU and Universal model QCPU.

## (1) When using the Basic model QCPU



\*: The available version varies depending on the system configuration. (

Diagram 2.21 Configuration of peripheral devices

# 

For connection between the Motion CPU or PC CPU module and peripheral devices in the multiple CPU system, refer to the relevant manual of each CPU module.

MELSEG Q series

OUTLINE

2


ATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

# (2) When using the High Performance model QCPU



- \* 1: Do not format the ATA card by other than GX Developer.
  - CPU User's Manual (Hardware Design, Maintenance and Inspection)
- \* 2: It is not used for the Q02CPU.
- \* 3: For writing into memory card by GX Developer and information on USB cables, refer to the operating manual of the GX Developer.
- \* 4: The available version varies depending on the system configuration. ( Section 2.3) Diagram 2.22 Configuration of peripheral devices

# 

For connection between the Motion CPU or PC CPU module and peripheral devices in the multiple CPU system, refer to the relevant manual of each CPU module.

2


**JRATION** 

SON

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME




\* 3: The available version varies depending on the system configuration. (  $\fbox$  Section 2.3)

Diagram 2.23 Configuration of peripheral devices

# 

For connection between the Motion CPU or PC CPU module and peripheral devices in the multiple CPU system, refer to the relevant manual of each CPU module.

# (4) When using the Universal model QCPU



\* 3: The available version varies depending on the system configuration. ( []  $\overrightarrow{\mathcal{F}}$  Section 2.3)

Diagram 2.24 Configuration of peripheral devices

# 

For connection between the Motion CPU or PC CPU module and peripheral devices at the configuration of the Multiple CPU system, refer to the relevant manual of each CPU module.

2

IGURATION

CEPT FOR TIPLE CPU

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

# 2.3 Configurable device and available software

Information on devices and software packages used for the system configuration is described in this section.

## (1) CPU modules available for multiple CPU system

There are some restrictions on the CPU module model and function version as shown in the table below.

The restriction of each CPU module is explained in Table2.11 to Table2.13.

#### (a) When Basic model QCPU is used

CPU module	Model	Restrictions
Basic model QCPU *1	Q00CPU,Q01CPU	Function version B or later
M. //	Q172CPUN,Q173CPUN,	
Motion CPU *2	Q172HCPU,Q173HCPU	
	PPC-CPU686(MS)-64,	Refer to each CPU manual
PC CPU module	PPC-CPU686(MS)-128	
	PPC-CPU852(MS)-512	

#### Table2.11 Available CPU modules

\* 1: The Q00JCPU is not available for the multiple CPU system.

\* 2: When using the Motion CPU, install OS software.

For the OS types and versions, refer to the Motion CPU manual.

STARTING UP THE MULTIPLE CPU SYSTEM

#### (b) When High Performance model QCPU or Process CPU is used as CPU No.1

CPU module	Model	Restrictions
High Performance model	Q02CPU,Q02HCPU,Q06HCPU,	Function version B or later
QCPU <sup>*2</sup>	Q12HCPU,Q25HCPU	
Process CPU	Q12PHCPU,Q25PHCPU	No version restriction
Universal model QCPU	Q03UDCPU,Q04UDHCPU,	No version restriction
Universal model QCF U	Q06UDHCPU	
Motion CPU *1	Q172CPUN,Q173CPUN,	
Motion CPU	Q172HCPU,Q173HCPU	
	PPC-CPU686(MS)-64,	Refer to each CPU manual
PC CPU module *2	PPC-CPU686(MS)-128	
	PPC-CPU852(MS)-512	

#### Table2.12 Available CPU modules

\* 1: When using the Motion CPU, install OS software.

For the OS types and versions, refer to the Motion CPU manual.

\* 2: When using the High Performance model QCPU together, use the following High Performance model QCPU.

• Function version B with the first 5 digits of the serial number, "03051" or later

#### (c) When Universal model QCPU is used as CPU No.1

#### Table2.13 Available CPU modules

CPU module	Model	Restrictions	
Universal model QCPU	Q03UDCPU,Q04UDHCPU,	No version restriction	
	Q06UDHCPU	No version restriction	
High Performance model	Q02CPU,Q02HCPU,Q06HCPU,	Function version B or later	
QCPU	Q12HCPU,Q25HCPU		
Process CPU	Q12PHCPU,Q25PHCPU	No version restriction	
Motion CPU	Q172DCPU,Q173DCPU	Refer to each CPU manual	
PC CPU module	PPC-CPU852(MS)-512		

2

JRATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

# (2) Precautions when using Q Series I/O modules and intelligent function modules

(a) Compatible I/O modules

All I/O modules (QX $\Box$ , QY $\Box$ ) are compatible with the multiple CPU system. They can be used by setting any of CPU No.1 to No.4 as a control CPU.

## (b) Compatible intelligent function modules

- The intelligent function modules compatible with the multiple CPU system are those of function version B or later. They can be used by setting any of CPU No.1 to No.4 as a control CPU.
- Q Series high speed counter modules (QD62, QD62D, QD62E) compatible with the multiple CPU system are those of function version A or later. They can be used by setting any of CPU No.1 to No.4 as a control CPU.
- Q Series interrupt modules (QI60) do not have a function version, but are supported by the multiple CPU system.
   CPUs No.1 to No.4 can be set up as control CPUs.
- 4) Intelligent function modules of function version A can be used in the multiple CPU system by setting CPU No.1 as a control CPU. However, only control CPU can be accessed from serial communication modules and other external modules. (MELSECNET/H, serial communication modules and other external modules cannot access non-control CPUs.) The "SP. UNIT VER. ERR. (error code: 2150)" occurs if any of CPU No.2 to No.4 has been set as a control CPU, and the multiple CPU system will not start up.

## (c) Ranges of access to controlled and non-controlled modules

In a multiple CPU system, non-controlled modules can be accessed by setting "Out-of-group I/O setting" at the "Multiple CPU settings" dialog box in "PLC Parameter".

Refer to Section 3.4 for the details about accessibility to the controlled and noncontrolled modules in the multiple CPU system.



AnS SERIES

#### (3) Module replaceable online

#### (a) I/O modules and intelligent function modules

When a multiple CPU system includes a Process CPU, online module change is allowed.

The modules controlled by the Process CPU can be changed online. The modules controlled by the High Performance model QCPU, Motion CPU, PC CPU module and Universal model QCPU cannot be changed online.

Modules changeable online are shown in Table2.14.

Module type		Restriction	
Input module			
Output module		No restriction	
I/O composite module			
	Analog-digital converter		
Intelligent function module	module		
	Digital-analog converter		
	module	Function version "C" or later	
	Thermocouple input module		
	Temperature control module		
	Pulse input module		

#### Table2.14 Modules replaceable online

#### (b) CPU modules

To replace a module used with the Process CPU without stopping the system, configure a multiple CPU system with the CPU modules given in Table2.15.

Table2.15 CPU modules supporting	online module change
----------------------------------	----------------------

<b>CPU Module Type</b>	Model	Function Version/Serial No.	
High Performance	Q02CPU,Q02HCPU,Q06HCPU,	First 5 digits of serial No. "04012" or	
model QCPU	Q12HCPU,Q25HCPU	later	
Process CPU	Q12PHCPU,Q25PHCPU		
Universal model QCPU	Q03UDCPU,Q04UDHCPU,	No version restriction	
Universal model QCF U	Q06UDHCPU		
Motion CPU	Q172CPUN,Q173CPUN	Version "A" or later	
	Q172HCPU,Q173HCPU	Version A of later	
	PPC-CPU686(MS)-64,	Bus interface driver (PPC-DRV-01)	
PC CPU module	PPC-CPU686(MS)-128,	version "1.05" or later	
	PPC-CPU852(MS)-512		

2

**JRATION** 

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

> > -

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

## (4) Applicable software

## (a) GX Developer and PX Developer

Versions of the GX Developer and the PX Developer applicable in the multiple CPU system are shown in Table2.16.

Table2.16 Applicable	GX Developer and	PX Developer
Table in the reperious to	on Boronopor ana	1 / 0010100001

QCPU	Applicable software version				
QOFU	GX Developer	PX Developer			
Basic model					
QCPU *2	Version 8.00A or later	Use not allowed			
High Performance	Version 6.00A or later				
model QCPU					
Process CPU	Version 7.10L or later *1	Version 1.00A or later			
Universal model QCPU	Version 8.48A or later	Use not allowed			

\* 1: When using PX Developer, use GX Developer of version 7.12N or later.

\* 2: The Q00JCPU is not available for the multiple CPU system.



## (b) Applicable GX Configurator

Versions of GX Configurator applicable in the multiple CPU system are shown in Table2.17.

QCPU	Applicable software version				
QCPU	Product name	Version			
	GX Configurator-AD	Version 1.10L or later *1, *2			
	GX Configurator-DA	Version 1.10L or later *3			
	GX Configurator-SC	Version 1.10L or later			
	GX Configurator-CT	Version 1.10L or later *4			
	GX Configurator-TI	Version 1.10L or later *5, *6			
Basic model	GX Configurator-TC	Version 1.10L or later			
QCPU	GX Configurator-FL	Version 1.10L or later			
	GX Configurator-QP	Version 2.10L or later			
	GX Configurator-PT	Version 1.10L or later			
	GX Configurator-AS	Version 1.13P or later			
	GX Configurator-MB	Version 1.00A or later			
	GX Configurator-DN	Version 1.10L or later			
	GX Configurator-AD	SW0D5C-QADU 20C or later *1, *2			
	GX Configurator-DA	SW0D5C-QDAU 20C or later *3			
	GX Configurator-SC	SW0D5C-QSCU 20C or later *7			
	GX Configurator-CT	SW0D5C-QCTU 20C or later *4			
High	GX Configurator-TI	Version 1.00A or later *5, *6			
performance	GX Configurator-TC	SW0D5C-QCTU 00A or later			
model QCPU	GX Configurator-FL	SW0D5C-QFLU 00A or later			
	GX Configurator-QP	Version 2.00A or later			
	GX Configurator-PT	Version 1.00A or later			
	GX Configurator-AS	Version 1.13P or later			
	GX Configurator-MB	Version 1.00A or later			
	GX Configurator-DN	Version 1.00A or later			
	GX Configurator-AD	Version 1.13P or later *1, *2			
	GX Configurator-DA	Version 1.13P or later *3			
	GX Configurator-SC	Version 1.13P or later			
	GX Configurator-CT	Version 1.13P or later *4			
	GX Configurator-TI	Version 1.13P or later *6			
Process CPU	GX Configurator-TC	Version 1.13P or later			
	GX Configurator-FL	Version 1.13P or later			
	GX Configurator-QP	Version 2.13P or later			
	GX Configurator-PT	Version 1.13P or later			
	GX Configurator-AS	Version 1.13P or later			
	GX Configurator-MB	Version 1.00A or later			
	GX Configurator-DN	Version 1.13P or later			
	0				

#### Table2.17 Applicable GX Configurator

\* 1: When using the Q64AD-GH, use version 1.13P or later.\* 2: When using the Q62AD-DGH, use version 1.14Q or later.

\* 3: When using the Q62DA-FG, use version 1.14Q or later.

\* 4: When using the QD60P8-G, use version 1.14Q or later.

\* 5: When using the Q64TDV-GH, use version 1.13P or later.

\* 6: When using the Q64RD-G, use version 1.17T or later.

\* 7: When using the QJ71CMO, use version 1.10L or later.

2

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

> > 6

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

QCPU	Applicable software version					
QUFU	Product name	Version				
	GX Configurator-AD	Version 2.05F or later				
	GX Configurator-DA	Version 2.06G or later				
	GX Configurator-SC	Version 2.12N or later				
	GX Configurator-CT	Version 1.25B or later				
	GX Configurator-TI	Version 1.24A or later				
Universal	GX Configurator-TC	Version 1.23Z or later				
model QCPU	GX Configurator-FL	Version 1.23Z or later				
	GX Configurator-QP	Version 2.24A or later				
	GX Configurator-PT	Version 1.23Z or later				
	GX Configurator-AS	Version 1.22Y or later				
	GX Configurator-MB	Version 1.08J or later				
	GX Configurator-DN	Version 1.23Z or later				

# 2.4 Precautions for system configuration

Restrictions on the system configuration using the Q series CPU module are provided in this section.

## (1) Modules of restricted quantity

The number of mountable modules and supported functions are restricted depending on the module type.

For the number of modules that can be mounted for each Motion CPU or PC CPU module, refer to each CPU module manual.

#### (a) When using the Basic model QCPU

Product	Model	Number of modules that can be mounted per system	Quantity restriction per QCPU
Q series MELSECNET/H network module	QJ71LP21     QJ71BR11     QJ71LP21-25     QJ71LP21S-25     QJ71LP21G     QJ71LP21G     QJ71LP21GE	Up to 4 modules on the PLC to PLC network. (However, the module that can be controlled by the Basic model QCPU is only one module on the PLC to PLC network)	One module only on the PLC to PLC network
Q series Ethernet interface module	• QJ71E71 • QJ71E71-B2 • QJ71E71-B5 • QJ71E71-100	Only 1 module (Controllable with QCPU only)	Only 1 module
Q series CC-Link system master/ local module	• QJ61BT11 • QJ61BT11N	Up to 10 modules <sup>*1</sup> (Up to 2 modules can be controlled by QCPU.)	Up to 2 modules <sup>*1</sup>
Interrupt module	• Q160	Up to 3 modules <sup>*2</sup> (Only 1 module can be controlled by QCPU.)	Only 1 module *2
GOT	<ul> <li>GOT-A900 series (Bus connection only) <sup>*3</sup></li> <li>GOT1000 series (Bus connection only) <sup>*3</sup></li> </ul>	Up to 5 modules	Up to 5 modules

#### Table2.18 Modules of restricted quantity

\* 1: Modules of function version B or later can be used.

\* 2: Indicates the number of interrupt modules to which the interrupt pointer setting has not been made.

When the interrupt pointer setting has been made, the number of modules are not restricted. \* 3: For the available GOT model name, refer to the following manuals.

GOT-A900 Series User's Manual (GT Works2 Version2/GT Designer2 Version2 compatible Connection System Manual)

GOT1000 Series Connection User's Manual

#### (b) When using the High Performance model QCPU, Process CPU

Product	Model	Number of modules that can be mounted per system		Quantity restriction per QCPU		
Q series MELSECNET/G	• QJ71GP21-SX	Up to 2		Up to 2		
network module *5	• QJ71GP21S-SX	modules		modules		
	• QJ71LP21					
	• QJ71BR11		Up to 4		Up to 4	
Q series MELSECNET/H	• QJ71LP21-25	Up to 4	modules	Up to 4	modules	
network module	• QJ71LP21S-25	modules		modules		
	• QJ71LP21G					
	• QJ71LP21GE					
	• QJ71E71					
Q series Ethernet interface	• QJ71E71-B2	Lin to 4	modulos	Lin to 4	modulos	
module	• QJ71E71-B5	Up to 4 modules		Up to 4 modules		
	• QJ71E71-100					
Q series CC-Link system master/	• QJ61BT11	No restriction *1		No restriction *1		
local module	• QJ61BT11N					
	• A1SJ71PT32-S3	No restriction		No res	triction	
	• A1SJ71T32-S3	(Auto refresh setting not allowed)		(Auto refresh set	tting not allowed)	
AnS series corresponding special	• A1SD51S					
function module <sup>*2</sup>	• A1SD21-S1					
Indiction module	• A1SJ71J92-S3	Up to 6 modules		Up to 6 modules		
	(When using GET/PUT					
	service)					
	• A1SI61 <sup>*2</sup>	Only 1	module			
Interruption module		Up to 4 n	nodules <sup>*4</sup>	Only 1 r	nodule <sup>*4</sup>	
Interruption module	• QI60	(Up to 3 mode	ules when the	Only 1 module <sup>*4</sup>		
		A1SI61 i	s in use)			
	GOT-A900 series (Bus					
001	connection only) *3		ma a du da a	Lin to F	an a duile a	
GOT	GOT1000 series (Bus	Up to 5 modules Up to		Up to 5	5 modules	
	connection only) *3					

#### Table2.19 Modules of restricted quantity

\* 1: One CPU module with CC-Link network parameter setting in GX Developer can control the following number of the CC-Link master/local modules.

• The CPU module whose first five digits of a serial number is 08031 or lower: up to 4

• The CPU module whose first five digits of a serial number is 08032 or higher: up to 8

\* 2: This module can be used when a High Performance model QCPU is set to a controlled module. When the Process CPU is used in conbimation, however, it cannot be used. (SF Section 7.1)

- \* 3: For the available GOT model name, refer to the following manuals. When the Universal model QCPU is used, GOT-A900 Series cannot be used.
  - GOT-A900 Series User's Manual (GT Works2 Version2/GT Designer2 Version2 compatible Connection System Manual)
  - GOT1000 Series Connection User's Manual
- \* 4: Only the High Performance model QCPU whose first 5 digits of serial No. is 09012 or later is applicable.

# 

For restrictions on mounting the A series module on the QA6□B,

QA6ADP+A5DB/A6DB refer to the following manual.

CF QA65B/QA68B Extension Base Unit User's Manual

CF QA6ADP QA Conversion Adapter Module

PRECAUTIONS FOR USE OF ANS SERIES MODUL F

MELSEG **Q** series

OUTLINE

2

ICEPT FOR

MUL

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

### (c) When using the Universal model QCPU

Product	Model	Number of modules that can be mounted per system	Quantity restriction per QCPU	
Q series MELSECNET/G	• QJ71GP21-SX			
network module	• QJ71GP21S-SX			
	• QJ71LP21			
	• QJ71BR11	Up to 4 modules *4	Up to 4 modules *4	
Q series MELSECNET/H	• QJ71LP21-25	op to 4 modules	op to 4 modules	
network module	• QJ71LP21S-25			
	• QJ71LP21G			
	• QJ71LP21GE			
	• QJ71E71			
Q series Ethernet interface	• QJ71E71-B2	Lin to 4 merchalors *4	the to the solution *4	
module	• QJ71E71-B5	Up to 4 modules <sup>*4</sup>	Up to 4 modules *4	
	• QJ71E71-100			
Q series CC-Link system master/ local module	• QJ61BT11N	No restriction *1	No restriction <sup>*1</sup>	
Interruption module	• QI60	Up to 4 modules *3	Only 1 module *3	
GOT	GOT1000 series (Bus connection only) *2	Up to 5 modules	Up to 5 modules	

#### Table2.20 Modules of restricted quantity

\* 1: One CPU module with CC-Link network parameter setting in GX Developer can control the following number of the CC-Link master/local modules.

- Q02UCPU: up to 4
- Q03UDCPU,Q04UDHCPU,Q06UDHCPU: up to 8

There is no restriction on the number of mountable modules when setting parameters with the CC-Link dedicated instructions.

- CC-Link Master/Local Module User's Manual
- \* 2: For the model name of the applicable GOT, refer to the following manual.
  - GOT1000 Series Connection System Manual
- \* 3: The number of interrupt modules where the interrupt pointer setting is not made is shown. If set, there is no restriction on the number of mountable modules.
- \* 4: As for the Q02UCPU, both the number of mountable modules per QCPU and the number of mountable modules per system are up to two respectively.

#### (2) Combination of power supply module, base unit and QCPU

Combination of power supply module, base unit and QCPU has some restrictions. For details, refer to the following:

CPU User's Manual (Hardware Design, Maintenance and Inspection)

(Example) The redundant power supply module (Q64RP) can be mounted only on the redundant main base unit (Q38RB) or the redundant extension base unit (Q68RB).

## (3) Precautions for using QCPU of function version A

When the multiple CPU system has been configured using a QCPU of function version A, an error occurs and the multiple CPU system is not started. Errors shown in Table2.21 will occur and the multiple CPU system will not start up if function version A High Performance model QCPUs and High Performance model QCPU/Process CPU are used on a multiple CPU system. If any of the errors shown in Table2.21 are displayed after executing the CPU diagnosis function of GX Developer Version 6 or later, replace the High Performance

diagnosis function of GX Developer Version 6 or later, replace the High Performance model QCPU of function version A with that of a function version B.

	•		
CPU No.1	CPU Nos. 2 to 4	Status of CPU No.1	Status of CPU Nos. 2 to 4
High Performance model QCPU of function version A	High Performance model QCPU of function version A	UNIT VERIFY ERR. (error code:2000)	SP.UNIT LAY ERR. (error code:2125)
High Performance model QCPU of function version A	High Performance model QCPU/Process CPU of function version B	UNIT VERIFY ERR. (error code:2000)	MULTI EXE.ERROR <sup>*1</sup> (error code:7010)
High Performance model QCPU/Process CPU of function version B	High Performance model QCPU of function version A	MULTI EXE.ERROR <sup>*1</sup> (error code:7010)	SP.UNIT LAY ERR. (error code:2125)
High Performance model QCPU/Process CPU of function version B	High Performance model QCPU/Process CPU of function version B	No error	No error

#### Table2.21 List of operations for each case

 \* 1: The following errors may occur except "MULTI EXE. ERROR" when the PLC is turned on or the High Performance model QCPU for CPU No.1 is reset.
 "CONTROL-BUS ERR. (error code:1413/1414)"
 "MULTI CPU DOWN (error code:7000/7002)"



## (4) Precautions for use of high speed interrupt function <u>Note2.1</u>

Some system configurations and functions are restricted when the "High speed interrupt fixed scan interval" setting has been mad with a parameter.

CF QCPU User's Manual (Function Explanation, Program Fundamentals)

Note that the above restrictions do not apply to the High Performance model QCPU of serial number "04011" or earlier since it ignores the "High speed interrupt fixed scan interval" setting.

## (5) Precautions for use of Motion CPU(Q172DCPU,Q173DCPU)

When the Q172/Q173DCPUs are used, the main base unit can use the multiple CPU high speed main base unit for Multiple CPU system only.

However, do not mount the motion modules to 0 to 2 of the multiple CPU high speed main base unit for Multiple CPU system.

Manual for Motion CPU



(6) Precautions for GOT connection<sup>*Note2.2*</sup>

Only the GOT-A900 and GOT-F900 series (Basic OS compatible with Q mode and communication driver must be installed) and GOT1000 series can be used. The GOT800 series, A77GOT, and A64GOT cannot be used.



For the Basic model QCPU, the Process CPU and the Universal model QCPU, the high speed interrupt function is not available.



For the Universal model QCPU, GOT-A900 and GOT-F900 series are not available. Only 1000 series is available.

ICEPT FOR

MUL

OUTLINE

2

**IRATION** 

# CHAPTER3 CONCEPT FOR MULTIPLE CPU SYSTEM

# 3.1 Mounting position of CPU module

For the configuration of the multiple CPU system, the combination of CPU modules shown in Table3.1 is available.

Number of CPU that can be mounted on CPU module No.2 or later					Maximum			
		High Motion CPU		PC CPU module				
CPU mod	dule No.1	Performance model QCPU/ Process CPU/ Universal model QCPU	Q172CPUN Q173CPUN Q172HCPU Q173HCPU	Q172DCPU Q173DCPU	PPC- CPU686(MS)- 64 PPC- CPU686(MS)- 128	PPC- CPU852(MS)- 512	number of mounted modules (including CPU module No.1)	Reference
Basic model Q	CPU		0 to 1		0 to 1		3	Section 3.1.1
High Performan		0 to 3	0 to 3		0 to 1		4	Section 3.1.2
	Q02UCPU		0 to 1			0 to 1	3	
Universal model QCPU	Q03UDCPU Q04UDHCPU Q06UDHCPU	0 to 3		0 to 3		0 to 1	4	Section 3.1.3

Table3.1	Combination	of CPU	modules
10010011	••••••••••••		mouniou

---- : indicates combination is impossible.

# 3.1.1 When CPU No.1 is Basic model QCPU

The mounting position of each CPU module is shown in Table3.2.

## (1) Mounting position of Basic model QCPU

Only one Basic model QCPU can be mounted on the CPU slot (slot on the right-hand side of the power supply module) of the main base unit.

## (2) Mounting position of Motion CPU

Only one Motion CPU can be mounted to slot 0 on the right of the Basic model QCPU. It cannot be mounted to other than slot 0.

## (3) Mounting position of PC CPU module

Either one of the PC CPU module can be mounted on the right edge of the CPU module.

(No CPU module can be mounted on the right side of the PC CPU module.)





Diagram 3.1 Position where PC CPU module cannot be mounted

MELSEG Q series



### 

Therefore, even when adding the Motion CPU to the system where the Basic model QCPU and the PC CPU in the future, CPU No. of the PC CPU module is not changed. Therefore, the program does not have to be changed.




Diagram 3.5 "PLC (Empty)" setting between CPU modules

#### Table3.2 Mounting position of CPU module

			CPU 0 1 2 : Slot number
No. of CPUs <sup>*1</sup>		Mounting position of CPU module	
	CPU 0 1 2	CPU 0 1 2	CPU 0 1 2
2	Power supply module Basic model QCPU Motion CPU	Power supply module Basic model QCPU CPU module	Power supply module Basic model QCPU PLC (empty)
	CPU 0 1 2	CPU 0 1 2	CPU 0 1 2
3	Power supply module Basic model QCPU Motion CPU <sup>c</sup> PC CPU module	Power supply module Basic model QCPU Motion CPU PLC (empty)	Power supply module Basic model QCPU (empty) <sup>5</sup> PC CPU module
Ŭ	CPU 0 1 2		
	Power supply module Basic model QCPU PLC (empty) PLC (empty)		

\* 1: No. of CPUs indicates the value set in the multiple CPU setting of the PLC parameter.

\* 2: The PC CPU module occupies 2 slots.

\* 3: When mounting a PC CPU module to slot 0 in the future, do not mount any module to slot 1.

\* 4: When mounting a PC CPU module to slot 1 in the future, do not mount any module to slot 2.

OUTLINE

SYSTEM CONFIGURATION

3

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

### 3.1.2 When CPU No.1 is High Performance model QCPU or Process CPU

The mounting position of each CPU module is shown in Table3.3.

(1) Mounting position of High Performance model QCPU or Process CPU Up to four modules of High Performance model QCPUs or Process CPUs can be mounted from the CPU slot (the slot on the right side of power supply module) to slot 2.

There must be no empty slot between CPU modules.

#### (2) Mounting position of Universal model QCPU

Up to three Universal model QCPU can be mounted on slots 0 to 2 of the main base unit.

#### (3) Mounting position of Motion CPU

Next to the right side of the High Performance model QCPU, Process CPU, or Universal model QCPU, up to three Motion CPUs can be mounted on slots 0 to 2. The High Performance model QCPU, Process CPU, or Universal model QCPU cannot be mounted on the right side of the Motion CPU.




Diagram 3.6 Mounting position of Motion CPU

#### (4) Mounting position of PC CPU module

Only one PC CPU module can be mounted on the right side of the other CPU modules.

(No CPU module can be mounted on the right side of the PC CPU module.)




Diagram 3.7 Position where PC CPU module cannot be mounted

#### (5) "PLC (Empty)" setting

An empty slot can be reserved for future addition of a CPU module. Set the number of CPU modules including empty slots in the number of CPUs setting, and set the type of the empty slot as "PLC (Empty)" from the right side slot of the mounted CPU module in order with the I/O setting in the PLC Parameter. (Example)When 4 CPU modules have been set in the multiple CPU setting and 2

High Performance model QCPUs and one Motion CPU are to be mounted.

Mount the High Performance model QCPUs in the CPU slot and slot 0 and the Motion CPU in slot 1, and leave slot 2 "PLC (empty)."





Diagram 3.8 "PLC (Empty)" setting

### 

When using the High Performance model QCPU or Process CPU, "PLC (Empty)" cannot be set between CPU modules.

To add a CPU module to the system where the PC CPU module is used, move the PC CPU module to the right to make room for the CPU module to be added.



N 600U *1	CPU       0       1       2       3       : Slot number         Mounting position of CPU module	OUTLINE		
No. of CPUs <sup>*1</sup>		2		
2	Power supply accPU1*3 accPU1*4 accPU1*4 accPU*3 Motion CPU*3 Motion CPU*5 accPU*3 accPU*3 accPU*3 accPU*3 accPU*3 accPU*3 accPU*3 accPU*3 accPU*4 acc	SYSTEM CONFIGURATION		
	CPU         0         1         2         CPU         0         1         2			
3	Power supply aCPU 1 <sup>-4</sup> aCPU 1 <sup>-4</sup> aCPU 1 <sup>-4</sup> aCPU 1 <sup>-4</sup> aCPU 1 <sup>-4</sup> aCPU 1 <sup>-3</sup> aCPU 1 <sup>-3</sup> bodule aCPU 1 <sup>-5</sup> Motion CPU <sup>-5</sup> Motion CPU <sup>-5</sup> Motion CPU <sup>-5</sup>	CONCEPT FOR MULTIPLE CPU SYSTEM		
5	CPU         0         1         2	CON MULT SYST		
	Power supply acPU*3 CCPU*3 CCPU*3 ACPU*3 Power supply module *2 PC Power supply Motion CPU*5 PC PC PC PC PC PC PC PC PC PC	COMMUNICATIONS BETWEEN CPU MODULES		
	CPU         0         1         2         CPU         0         1         2			
	Power supply module QCPU14 QCPU14 QCPU14 QCPU14 QCPU13 QCPU3 Motion CPU5 Motion CPU5 Motion CPU5 Motion CPU5 Motion CPU5	CCPU PROCESSING CC		
	CPU         0         1         2         3         CPU         0         1         2         3	PROCE		
4	Power supply module AcPU*5 Motion CPU*5 Motion CPU*5 Motion CPU*5 Motion CPU*3 QCPU*3 QCPU*3 QCPU*3 QCPU*3 QCPU*3 QCPU*3 Module *2 Power supply module *2 Motion CPU*5 Motion CPU*5	6		
		R ADDI PLE CF		
		PARAMETER ADDED FOR MULTIPLE CPU SYSTEM		
	Power st module Motion C PC PC PC PC			
<ul> <li>* 1: The number of CPUs shows the value set by the multiple CPU setting.</li> <li>* 2: The PC CPU module occupies two slots.</li> <li>* 3: The High Performance model QCPU and Process CPU can be mounted.</li> <li>* 4: The High Performance model QCPU, Process CPU, and Universal model QCPU (except Q02UCPU) can be mounted.</li> </ul>				

Table3.3 Mounting position of CPU module

\* 5: The Q172CPUN, Q173CPUN, Q172HCPU, and Q173HCPU can be mounted.

### 3.1.3 When CPU No.1 is Universal model QCPU

The mounting position of each CPU module is shown is Table3.4.

#### (1) Mounting position of Universal model QCPU

Only one Q02UCPU can be mounted on the CPU slot (the right side slot of the power supply module).

As for other than Q02UCPU, up to four modules can be mounted from the CPU slot (the right side slot of the power supply module) to slot 2 of the main base unit.

#### (2) Mounting position of High Performance model QCPU and Process CPU

The High Performance model QCPU or the Process CPU cannot be mounted when the Q02UCPU is used as the CPU No.1.

When the Q02UCPU is used, up to three modules (the High Performance model QCPU(s) and/or the Process CPU(s)) can be mounted on slots 0 to 2.

#### (3) Mounting position of Motion CPU

Only one Motion CPU can be mounted on slot 0 when the Q02UCPU is used. When other than the Q02UCPU is used, up to three Motion CPUs can be mounted on slots 0 to 2 of the main base module.

#### (4) Mounting position of PC CPU module

Only one PC CPU module can be mounted on the right side of the other CPU modules.

(No CPU module can be mounted on the right side of the PC CPU module.)




Diagram 3.10 Position where PC CPU module cannot be mounted

OUTLINE

SYSTEM CONFIGURATION

3

PT FOR LE CPU

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

> > 6

	CPU         0         1         2         3         : Slot number
No. of CPUs $^{*1}$	Mounting position of CPU module
	CPU         0         1         2         CPU         0         1         2
2	Power supply module QnUCPU *2 Motion CPU *3 Motion CPU *3 CnUCPU*2 PC PC PC PC PC PC PC PC PC PC PC PC PC
	CPU     0     1     2     CPU     0     1     2
3	Power supply module Motion CPU*1 PC CPU module *3 Motion CPU *3 Motion CPU *3 PLC (empty) PLC (empty) PLC (empty) PLC (empty)
·	CPU 0 1 2
	Power supply module PLC (empty) PC CPU CPU 

Table3.4 Mounting position of CPU module(When the Q02UCPU is mounted on the CPU No.1)

\* 1: No. of CPUs indicates the value set in the multiple CPU setting of the PLC parameter.

\* 2: The Q02UCPU can be mounted.

\* 3: The Q172CPUN, Q173CPUN, Q172HCPU, and Q173HCPU can be mounted.

#### Table3.5 Mounting position of CPU module(When except the Q02UCPU is mounted on the CPU No.1)

 CPU
 0
 1
 2
 3
 : Slot number

No. of CPUs <sup>*1</sup>		Mounting position of CPU module	
	Power supply module QnUD(H) *2 CPU module *3 CPU module *3 0	Power supply module QnUD(H) *2 QCPU *4 0 7 7 7	Power supply module OnUD(H)*2 PC PC PC PC PC PC PC PC PC PC PC PC PC
2	Power supply module QnUD(H) *2 PLC (empty) 7 7 7 7 7 7		
	Power supply module QnUD(H) *2 CPU module *3 CPU module *3 7 7	Power supply module QnUD(H) *2 QnUD(H)CPU *2 QCPU *4 T	Power supply module QnUD(H)*2 CPU Module*3 PC PC PC CPU CPU module*3 7
	Power supply module QnUD(H) *2 CPU module *3 PLC (empty) 7	Power supply module anUD(H) *2 AD CPU *4 CPU module *3 7	Power supply module QnUD(H)*2 CO QCPU*4 0 QCPU*4 1
3	Power supply module QnUD(H)*2 QCPU*4 PC PC PC PC PC PC PC PC PC PC PC PC PC	Power supply module QnUD(H) *2 PLC (empty) CPU module *3 7	Power supply module QnUD(H)*2 PLC (empty) PLC (empty) O PLC (empty) O PL
	Power supply module QnUD(H) *2 QCPU *4 PLC (empty) T	Power supply module QnUD(H) *2 PLC (empty) PLC (empty) 7 7	

\* 1: No. of CPUs indicates the value set in the multiple CPU setting of the PLC parameter.

\* 2: The Q03UDCPU, 04UDHCPU, and Q06UDHCPU can be mounted.

\* 3: Universal model QCPU (Q03UDCPU, 04UDHCPU, Q06UDHCPU) and Motion CPU (Q172UDCPU,Q173UDCPU) can be mounted.

\* 4: High performance model QCPU and prosess CPU can be mounted.

# CONCEPT FOR MULTIPLE CPU SYSTEM

MELSEG **Q** series

			MELSEG Q series	
No. of CPUs <sup>*1</sup>		Mounting position of CPU module		
	Power supply module QnUD(H) *2 CPU module *3 CPU module *3 CPU module *3 7 CPU module *3 7	Power supply module QnUD(H) *2 C QnUD(H) *2 C QnUD(H) *2 C QCPU *4 C	Power supply module CPU Module*3 0 CPU Module*3 1 PC 7 CPU 7 module*3 2	ontrive 2
	Power supply module CPU module *3 0 CPU module *3 1 CPU module *3 1 PLC (empty) 7	Power supply module QnUD(H) *2 O QnUD(H) *2 O QCPU *4 1 CPU module *3 N	Power supply module QnUD(H) *2 C QnUD(H) *2 C QCPU *4 C QCPU *4 V	SYSTEM CONFIGURATION
	Power supply module QnUD(H)*2 CO QnUD(H)*2 CO QCPU*4 L PC CPU - CPU - C module *3 C	Power supply module QnUD(H) *2 QnUD(H) *2 Q QCPU *4 FLC (empty) 7	Power supply module QnUD(H)*2 CPU Module*3 PC PC PC CPU 0 Module*3 PC	CONCEPT FOR MULTIPLE CPU SYSTEM
4	Power supply module QnUD(H) *2 CPU module *3 PLC (empty) CPU module *3 7	Power supply module QnUD(H)*2 Q QnUD(H)*2 O PLC (empty) 1 PC C PC CPU 0 module*3 c	Power supply module QnUD(H) *2 CPU module *3 PLC (empty) PLC (empty) N	COMMUNICATIONS BETWEEN CPU MODULES
	Power supply module QnUD(H) *2 CD QCPU *4 0 QnUD(H) *2 1 QnUD(H) *2 7	Power supply module anUD(H) *2 ACPU *4 anUD(H) *2 CPU *4 b acPU *4 b	Power supply module QnUD(H)*2 QCPU*4 0 CPU Module*3 1 PC PC 0 CPU 0 module*3 0	QCPU PROCESSING TIME
	Power supply module QnUD(H) *2 Cd QCPU *4 0 CPU module *3 1 PLC (empty) 7	Power supply module anUD(H) *2 ACPU *4 CPU *4 CPU module *3 R	Power supply module QnUD(H) *2 QCPU *4 QCPU *4 C QCPU *4 C	PARAMETER ADDED FOR MULTIPLE CPU SYSTEM
	Power supply module QnUD(H)*2 QCPU*4 QCPU*4 PC PC PC PC PC PC PC PC PC PC PC PC PC	Power supply module anUD(H) *2 aCPU *4 aCPU *4 b CPU *4 b CPU *4 b CPU *4 b c CPU *4 b c CPU *4 c c c c c c c c c c c c c c c c c c c	Power supply module QnUD(H) *2 QCPU *4 PLC (empty) CPU module *3 N	PRECAUTIONS FOR USE OF ANS SERIES MODULE

\* 1: No. of CPUs indicates the value set in the multiple CPU setting of the PLC parameter.

\* 2: The Q03UDCPU, 04UDHCPU, and Q06UDHCPU can be mounted.

\* 3: Universal model QCPU (Q03UDCPU, 04UDHCPU, Q06UDHCPU) and Motion CPU (Q172UDCPU,Q173UDCPU) can be mounted.


\* 4: High performance model QCPU and prosess CPU can be mounted.

STARTING UP THE MULTIPLE CPU SYSTEM

3.1 Mounting position of CPU module 3.1.3 When CPU No.1 is Universal model QCPU

# 3 CONCEPT FOR MULTIPLE CPU SYSTEM

MELSEG **Q** series



\* 1: No. of CPUs indicates the value set in the multiple CPU setting of the PLC parameter.

\* 2: The Q03UDCPU, 04UDHCPU, and Q06UDHCPU can be mounted.

\* 3: Universal model QCPU (Q03UDCPU, 04UDHCPU, Q06UDHCPU) and Motion CPU (Q172UDCPU,Q173UDCPU) can be mounted.

\* 4: High performance model QCPU and prosess CPU can be mounted.

OUTLINE

SYSTEM CONFIGURATION

3

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF AnS SERIES MODULE

STARTING UP THE MULTIPLE CPU SYSTEM

### 3.2 CPU No. of CPU module

#### (a) CPU No. allocation



CPU numbers are allocated for identifying the CPU modules mounted on the main base unit in the multiple CPU system. CPU No.1 is allocated to the CPU slot, and CPU No.2, No.3 and No.4 are allocated to the right of the CPU No.1 in this order. <u>Note3.1</u>




Diagram 3.11 CPU No. allocation

The CPU No. is used for the following applications:Specifying the connection target by GX Developer (PC)





Diagram 3.12 Transfer Setup with GX Developer

For the Basic Model QCPU, CPU modules can only be mounted up to CPU No. 3. Therefore, CPU No. 4 is not available.



3.2 CPU No. of CPU module



Setting a control CPU in the I/O assignment.

**Diagram 3.13 Control CPU setting** 


#### (b) Checking host CPU number

The QCPU stores the host number in the special register (SD395). It is recommended to create a program for checking the host number on the QCPU.

This will enable easy verification when QCPUs are not mounted correctly and when programs are written into other CPUs with GX Developer.

In the program shown in Diagram 3.14, the annunciator (F1) turns to ON when QCPU to which a program is written is other than CPU No.1 (SD395 = 1.) The "USER" LED on the front of the QCPU is illuminated when the annunciator (F1) turns ON.

The number of the annunciator that has turned ON will be stored in the special register (SD62).



OUTLINE

SYSTEM CONFIGURATION

3

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU

AnS SERIES

### 3.3 Concept of I/O number assignment

In the multiple CPU system, I/O numbers are used for interactive transmission between a CPU module and the I/O modules and intelligent function modules, or between CPU modules.

#### 3.3.1 I/O number assignment of each module

The multiple CPU system is different from the Single CPU system in the position (slot) of I/ O number  $00_{\text{H}}$ .

However, the concept of the order of allocating I/O numbers, I/O numbers for each slot and empty slots is the same for both types.

CF QCPU User's Manual (Function Explanation, Program Fundamentals)

#### (1) Position of I/O number "00H"

#### (a) Slots occupied by CPU modules

The number of slots set with the PLC parameters' multiple CPU settings are occupied by the CPU modules on the multiple CPU system.

(b) Positions of I/O modules and intelligent function modules I/O modules and intelligent function modules are mounted from the right of the slots occupied by CPU modules.

#### (c) When not using the PC CPU module

The I/O number for an I/O module or intelligent function module mounted to the next slot to those occupied by CPU modules is set as "00H" and consecutive numbers are then allocated sequentially to the right.

Example: Two CPU modules are mounted







Diagram 3.15 Position of I/O number "00+"

#### (d) When using the PC CPU module

The PC CPU module occupies two slots. The one on the right side among the two slots is handled as an empty slot. (16 empty points are occupied by default.) Therefore the I/O number of the next slot on the right side of the PC CPU module is "10H." (Set the empty slot to zero point on the I/O assignment of PLC Parameters dialog box, to assign "00H" to the first I/O number.)

(Example) When "No. of CPUs" is set to 3.



OUTLINE

SYSTEM CONFIGURATION

3

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR JSE OF ANS SERIES

### 3.3.2 I/O number of each CPU module

In the multiple CPU system, I/O numbers are assigned to each CPU module to specify mounted CPU modules.

The I/O number for each CPU module is fixed to the corresponding slot and cannot be changed in the I/O assignment of the PLC Parameter.

Table3.6 shows the I/O number allocated to each CPU module when the multiple CPU system is composed.



CPU module mounting position	CPU slot	Slot 0	Slot 1	Slot 2 <sup><u>Note3.2</u></sup>
First I/O number	3Е00н	3E10н	<b>3E20</b> н	3Е30н

Table3.6 I/O number for each CPU module

The CPU modules I/O numbers are used in the following cases.

- When making communications between CPU modules<sup>\*1</sup>
- When specifying a target CPU module for communication with MC protocol\*2
  - \* 1: Refer to CHAPTER 4 for communication between CPU modules.
  - \* 2: Refer to "Q Corresponding MELSEC Communication Protocol Reference Manual" for access to QCPU with MC protocol.



When the Basic model QCPU, or Universal model QCPU (Q02UCPU) is used, available slot is limited up to slot 1 (3E20H).

3 - 16

### 3.4 Access range of CPU module and other modules

#### 3.4.1 Access range with controlled module

In the multiple CPU system a CPU can refresh I/O data of its controlled modules and write or read data of the buffer memory of intelligent function modules in the same way as a single CPU system.

(CF QCPU User's Manual (Function Explanation, Program Fundamentals))

#### 3.4.2 Access range with non-controlled module

CPU modules can obtain input (X) ON/OFF data of non-controlled modules and output (Y) ON/OFF data of CPUs of other No. by the PLC parameter setting.

Therefore, ON/OFF data of input modules, I/O composite module or intelligent function modules controlled by other CPUs can be used as interlocks for the host CPU, and the output status to external equipment being controlled by other CPUs can be confirmed. Also, the contents of the intelligent function module's buffer memory can be read by non-control CPUs regardless of the PLC parameter setting.

However, it is not possible for non-control CPUs to output ON/OFF data to non-controlled output modules, composite I/O module or intelligent function modules, and to write data to the buffer memory of intelligent function modules.

Table3.7 indicates accessibility to the non-controlled modules in the multiple CPU system.

Access target		I/O setting outside of the group	
Access larger		Disabled (Not checked)	Enabled (Checked)
Input (X)		×	0
Output (Y)	Read	×	0
Oulput (1)	Write	×	×
Buffer memory of intelligent	Read	0	0
function module	Write	×	×

 $\bigcirc$ :Accessible  $\times$ :Inaccessible

OUTLINE

SYSTEM CONFIGURATION

3

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

#### (1) Loading input (X)


The "I/O sharing when using Multiple CPUs" setting in the PLC parameter's Multiple CPU settings determines whether input can be loaded from input modules and intelligent function modules being controlled by other CPUs.

Diagram 3.17 I/O sharing when using Multiple CPUs (input loading)

#### (a) When "All CPUs can read all inputs" has been set

 Loads ON/OFF data from the input and intelligent function modules being controlled by the other CPUs by performing input refresh before a sequence program operation starts.

In addition, loading of ON/OFF data from the input and intelligent function modules being controlled by the other CPUs is also available with direct access input (DX).




 Input(X) loading is performed for the modules shown in Table3.8, which are mounted to the main base unit or extension base unit(s).

I/O allocation type	Mounted module
	Input module
None	High speed input module
None	I/O composite module <sup>*1</sup>
	Intelligent function module
Input	Input module
	High speed input module
High speed input I/O mix	Output module <sup>*2</sup>
1/0 1111	I/O composite module <sup>*1</sup>
Intelli.	Intelligent function module

#### Table3.8 Modules that can load inputs

\* 1: When input(X) loading is performed for QX48Y57 of I/O composite module, input(X) is loaded as all points OFF in Xn8 to XnF assigned to output part.



#### Diagram 3.19 Loading of input(X) from QX48Y57

- \* 2: When input(X) loading is performed for output module, input(X) is loaded as all points OFF.
- Input data cannot be loaded from empty slots and remote stations on MELSECNET/H or CC-Link networks being controlled by the other CPU. Use auto refresh of CPU shared memory to use the ON/OFF input data for remote stations on MELSECNET/H or CC-Link in non-controlled CPU.

#### (b) When "Not all CPUs can read all Inputs" has been set

It is not possible to loads ON/OFF data from input modules and intelligent function modules being controlled by other CPUs (remains at OFF.)

OUTLINE

SYSTEM CONFIGURATION

3

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

#### (2) Loading output (Y)

The "I/O sharing when using Multiple CPUs" setting in the PLC parameter's Multiple CPU settings determines whether output can be loaded from output modules and intelligent function modules being controlled by other CPUs.

Multiple CPU settings		
No. of PLC (*) No. of PLC (*) No. specification	Online module change(*)	I/O sharing when using Multiple CPUs ⊠All CPUs can read all outputs: "All CPUs can read all outputs" setting □All CPUs can read all outputs: "Not all CPUs can read all outputs" settin

Diagram 3.20 I/O sharing when using Multiple CPUs (output loading)

#### (a) When "All CPUs can read all outputs" has been set

 Loads to the host CPU's output (Y) the ON/OFF data that is output to the output module and intelligent function modules being controlled by the other CPUs, by performing output refresh before a sequence program operation starts.




Diagram 3.21 When performing output loading in CPU No.1

2) Output(Y) loading is performed for the modules shown in Table3.9, which are mounted to the main base unit or extension base unit(s).

I/O allocation type	Mounted module
	Output module
None	I/O composite module
	Intelligent function module
Output	Input module
I/O mix	Output module
I/O IIIX	I/O composite module
Intelli.	Intelligent function module

Table3.9	Modules	that can	load	outputs

3) Output data cannot be loaded from empty slots and remote stations on MELSECNET/H or CC-Link networks being controlled by the other CPU. Use auto refresh of CPU shared memory and send the ON/OFF output data for remote stations from control CPU to non-controlled CPU to use the ON/OFF output data for remote stations on MELSECNET/H or CC-Link in noncontrolled CPU.

#### (b) When "Not all CPUs can read all outputs" has been set

It is not possible to load ON/OFF data output to output modules and intelligent function modules by other PLCs into the host CPU's output (Y) (remains at OFF.)

#### (3) Output to output modules and intelligent function modules

It is not possible to output ON/OFF data to non-controlled modules. Devices will be turned ON or OFF inside the QCPU when the output from output modules or intelligent function modules controlled by other CPUs is turned ON/OFF by a sequence program, but this will not be actually output to the output modules or intelligent function modules.




Diagram 3.22 When performing output from CPU No.1 to module

#### (4) Accessing the intelligent function module buffer memory

#### (a) Reading from buffer memory

It is possible to read data from the buffer memory of intelligent function modules being controlled by other CPUs with the instructions listed below.

- FROM instruction
- Instructions that use inteligent function module device (U□\G□)




Diagram 3.23 Reading from intelligent function module

OUTLINE

SYSTEM CONFIGURATION

3

#### (b) Writing to buffer memory

The following instructions cannot be used to write data to the buffer memory of intelligent function modules being controlled by other CPUs.

- TO instruction
- Instructions that use inteligent function module device (U□\G□)
- · Intelligent function modules dedicated instructions

An "SP. UNIT ERROR (error code: 2116)" will be triggered if an attempt to write to the intelligent function module controlled by other CPU is carried out.




Diagram 3.24 Writing to intelligent function module

OUTLINE

SYSTEM CONFIGURATION

3

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

### 3.5 Access target under GOT connection

When a GOT is connected, the access range to QCPU varies depending on the connection method.

For details, refer to the GOT manual.

### 3.6 Access with instruction using link direct device

Only control CPUs can execute instructions using link direct devices to access other modules.

Link direct devices are not usable for modules being controlled by other CPUs. "OPERATION ERROR (error code: 4102)" occurs if an instruction using link direct devices is executed to a module controlled by other CPU.




Diagram 3.25 Access with instruction using link direct device

### 3.7 Access range of GX Developer

#### (1) Access to QCPU

It is possible to write parameters and programs and perform monitoring and tests on QCPUs connected to GX Developer.

To access QCPUs of other CPU No. via a QCPU connected to GX Developer, specify the target CPU No. in the mulple CPU setting of the GX Developer.




Diagram 3.26 Access to QCPU (when target CPU is not specified)




Diagram 3.27 Access to QCPU (when target CPU is specified)

#### (2) Access to controlled module and non-controlled module

GX Developer can access the modules regardless of whether they are controlled or non-controlled by the QCPU connected to the GX Developr. By connecting GX Developer to a single QCPU, it is possible to perform monitoring and tests on all modules being controlled by the multiple CPU system's QCPU. Other station QCPUs on the same MELSECNET/H, Ethernet or other network can also be accessed.




Diagram 3.28 Access to controlled module and non-controlled module

OUTLINE

#### (3) Access from GX Developer in other station

From GX Developer connected to other station on the same network, all QCPUs in the multiple CPU system can be accessed.




Diagram 3.29 Access through MELSECNET/H PLC to PLC network

### 3.8 Clock data used by CPU module and intelligent function module

This section shows the clock data used by the CPU module and the intelligent function module.



### 3.8.1 Clock data used by CPU module

The following shows the clock data used by the CPU module.

#### (1) Setting of clock data

The clock data set to the CPU module No.1 is set to the CPU modules other than the CPU module No.1.

When setting the clock data to the CPU modules other than the CPU module No.1, the clock data of the CPU module No.1 is automatically set to them.

#### (2) Transmission of clock data

The CPU module No.1 sends the clock data to other CPU modules at the following timing.

The clock data to be sent are year, month, day, day of week, time, minute and second.

- At power-on of Multiple CPU system
- When turing Multiple CPU system from RESET/STOP to RUN
- At 1-second interval after starting up Multiple CPU system

### **POINT**

Since the CPU module No.1 sets the clock data at 1-second interval, error up to 1 second occurs to the clock data of CPU modules other than the CPU module No.1.

### 3.8.2 Clock data used by intelligent function module

Some intelligent function modules store an error code and time (clock data read from QCPU) into the buffer memory when an error occurs.

The CPU No.1 time data will be stored as the time for the error regardless of whether the module concerned is a control CPU or a non-control CPU.



When Basic model QCPU, High Performance model QCPU and Process CPU are used, clock data of CPU No.1 is not set to the other CPU modules.) Set the clock data to each CPU module.



Since the Q02UCPU cannot use the Motion CPU (Q172CPUN, Q173CPUN, Q172HCPU, and Q173HCPU) as CPUs No.2 and No.3, the clock data of the Q02UCPU is not set to the other CPU modules. Set the clock data to each CPU module.





OUTLINE

SYSTEM CONFIGURATION

3




### 3.9 Resetting the multiple CPU system

The entire multiple CPU system can be reset by resetting CPU No.1. The CPU modules of No.2 to No.4, I/O modules and intelligent function modules will be reset when CPU No.1 is reset.

If a stop error occurs in any of the CPUs on the multiple CPU system, either reset CPU No.1 or restart the multiple CPU system (power supply  $ON \rightarrow OFF \rightarrow ON$ ) for recovery.

Recovery is not allowed by resetting the error-stopped CPU modules other than CPU No.1.



(Example) For High Performance model QCPU or Process CPU

 It is not possible to reset the CPU modules of No.2 to No.4 individually in the multiple CPU system.

If an attempt to reset any of those CPU modules during operation of the multiple CPU system, a "MULTI CPU DOWN (error code: 7000)" error will occur for the other CPUs, and the entire multiple CPU system will be halted. However, depending on the timing in which any of CPU modules other than No.1 has been reset, an error other than the "MULTI CPU DOWN" may halt the other CPUs.

(2) A "MULTI CPU DOWN (error code: 7000)" error will occur regardless of the operation mode(All stop by stop error of CPU "n"/continue)station set at the "Multiple CPU settings" screen within the "(PLC) Parameter" dialog box when any of CPU modules of No.2 to No.4 is reset (Refer to Section 14.2.8 for details on the multiple CPU setting operation modes.)( Section 3.10)

OUTLINE

SYSTEM CONFIGURATION

3

CPU

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIMF

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

### 3.10 Operation for CPU module stop error

The entire system will behaves differently depending whether a stop error occurs in CPU No.1 or any of CPU No.2 to No.4 in the multiple CPU system.

#### (1) When a stop error occurs at CPU No.1

A "MULTI CPU DOWN (error code: 7000)" error occurs at the other CPUs and the multiple CPU system will be halted when a stop error occurs at the CPU No.1 (FFP Point on the next page for details)

#### (2) When a stop error occurs at CPU other than No.1

Whether the entire system is halted or not is determined by the multiple CPU setting's "Operating Mode" setting when a stop error occurs in a CPU other than CPU No.1. The default is set for all CPUs to be stopped with a stop error.

When you do not want to stop all CPUs at occurrence of a stop error in a specific CPU module, remove the check mark that corresponds to the CPU No. so that its error will not stop all CPUs.





Diagram 3.31 Operation setting for stop error

(a) When "All station stop by stop error of CPU 'n'" is set

When a stop error occurs in the CPU module for which "All station stop by stop error of CPU 'n' " has been set, a "MULTI CPU DOWN (error code: 7000)" error occurs for the other CPU modules and the multiple CPU system will be halted. (

#### (b) When "Not all station stop by stop error of CPU 'n" is set

When a stop error occurs in the CPU module for which " All station stop by stop error of CPU 'n' " has not been set, a "MULTI EXE. ERROR (error code: 7010)" error occurs in all other CPUs but operations will continue.




### 

When a stop error occurs, a "MULTI CPU DOWN (error code : 7000)" stop error will occur at the CPU on which the error was detected.

Depending on the timing of error detection, a "MULTI CPU DOWN" error may be detected in a CPU of "MULTI CPU DOWN" status, not the first CPU on which a stop error occurs.

For example, if a stop error occurs in CPU No.2 and CPU No.3 is halted as a direct consequence of this, CPU No.1 may be halted because of the stop error on CPU No.3 depending on the timing of error detection.



Because of this, CPU No. different from the one of initial error CPU may be stored in the error data's common information category.

To restore the system, remove the error cause on the CPU that is stopped by an error other than "MULTI CPU DOWN".

In Diagram 3.33, the cause of the CPU No.2 error that did not cause the "MULTI CPU DOWN" error is to be removed.

PLC diagnostics	
PLC status PLC operation status Not PLC operation STOP switch RUN No2 PLC operation STOP No3 PLC operation STOP switch RUN Present Error	switch RUN
Present Ellow         Year/Montb/Day           PLC1         7000         MULTI CPU D0WN         2001-2-1           PLC2         4100         OPERATION ERROR         2004-6-8           PLC3         7000         MULTI CPU D0WN         2001-1-20	Monitor run/stop
Serial communication error     Overrunning error     Framing error     Framing error     Clear	Stop monitor
Error log PLC1  Error log Clear log No. Error message Year/Month//Day	
Z000         MULTI CPU DOWN         2001-2-1         Error Jump           Help	Close
Diagram 3.33 Error display by PLC diagn	osis

#### (3) System recovery procedure

Observe the following procedures to restore the system.

- 1) Confirm the error-derected CPU No. and error cause with the PLC diagnostics on GX Developer.
- 2) Remove the error cause.
- Either reset the CPU No.1 or restart the power to the PLC (power ON→OFF →ON).

All CPUs on the entire multiple CPU system will be reset and the system will be restored when CPU No.1 is reset or the power to the CPU is reapplied.

OUTLINE


SYSTEM CONFIGURATION

3

3 - 32

### 3.11 Host CPU number of multiple CPU system

Checking the host CPU number of the multiple CPU system is a function to check whether [Host CPU number] in [Multiple CPU settings] of the PLC parameter is identical to the number of the host CPU which is actually mounted. (The number of the host CPU which is actually mounted is determined by the mounting position of the CPU modules.)



CPU No. determined by mounting position

### 

Checking the host CPU number of the multiple CPU system is available when the following CPU modules are used.

• Universal model QCPU (except Q02UCPU)

#### (1) Setting of checking the host CPU number

When checking the host CPU number of the multiple CPU system, set the CPU number of the CPU module where parameters will be written in [Multiple CPU settings] of the PLC parameter.

The host CPU number is selected from [No specification], [PLC No.1], [PLC No.2], [PLC No.3], and [PLC No.4]. ([No specification] is set by default.)

If [No specification] is set at [Host CPU number], the host CPU number of the multiple CPU system is not checked.

Also, setting the host CPU number is not required for all CPUs.

For example, when the multiple CPU system is configured using three CPUs, the host CPU number can be set to the CPUs No.1 and No.2, and no setting is made to the CPU No.3.




Diagram 3.34 Example of setting host CPU number of multiple CPU system

OUTLINE

SYSTEM CONFIGURATION

3

E CPU

COMMUNICATIONS BETWEEN CPU MODULES

QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR JSE OF ANS SERIES

STARTING UP THE MULTIPLE CPU SYSTEM

### 

When setting the same multiple CPU setting to all the CPU modules that configure the multiple CPU system, set [No specification] at [Host CPU number]. If [No specification] is set at [Host CPU number], all CPU modules used in the multiple CPU system can share the same multiple CPU setting.

#### (2) Timing of checking host CPU number

The host CPU number of the multiple CPU system is checked when the power supply of the PLC is turned ON or when the CPU module is reset.

If the CPU No. set in the multiple CPU setting is not identical to the CPU No. determined by the mounting position of the CPU modules, "CPU LAY ERROR (error

code: 7036)" will occur.

In this case, the Universal model QCPU operates, regarding the CPU No. determined by the mounting position of the CPU modules as correct.

### 

When the host CPU number is set in [Multiple CPU settings] of the PLC parameter, the direction of auto refresh can be displayed on the auto refresh setting screen using the multiple CPU high speed transmission area. (The direction of auto refresh can be checked by [Multiple CPU high speed communication area assignment confirmation] screen.)




Diagram 3.35 Direction of auto refresh using multiple CPU high speed transmission area

## CHAPTER4 COMMUNICATIONS BETWEEN CPU MODULES

In the multiple CPU system, the following methods are available to read/write data between CPU modules:

Communications with auto refresh

([ → Section 4.1.2, Section 4.1.3) Data reading/writing between CPU modules

· Communications with programs

```
(C Section 4.1.4)
```

Reading data from or writing data to other QCPU and PC CPU module

- Reading CPU shared memory from QCPU to Motion CPU
- Instructions dedicated to Motion CPU (CF Section 4.2)
   Control instruction from QCPU to Motion CPU with instructions dedicated to Motion CPU
- Instructions dedicated to communication between multiple CPUs
   ( Section 4.3)

Reading or writing of device data from QCPU to Motion CPU Event issue from QCPU to Motion CPU, or PC CPU module

OUTLINE

SYSTEM CONFIGURATION

ICEPT FOR

CON( SYST

Δ

#### (1) Communications between CPU modules

In the multiple CPU system, various communications between CPU modules are available depending on the communication source and destination CPU module types as shown Table4.1.

For communication from the Motion CPU, or PC CPU module, refer to the manual for each CPU module.

Communication	Communication destination CPU module		Communication using CPU shared memory		Using Instructions	Using instructions dedicated to
source CPU module			Auto refresh	By program	dedicated to Motion CPU <sup>*1</sup>	communication between multiple CPUs
Basic model QCPU	Motion CPU	Q172CPUN Q173CPUN Q172HCPU Q173HCPU	0	0	0	0
	PC CPU module		0	0	×	0
High Performance model QCPU/ Process CPU	High Performance model QCPU/Process CPU/Universal model QCPU		0	0	×	×
	Motion CPU	Q172CPUN Q173CPUN Q172HCPU Q173HCPU	0	0	0	0
	PC CPU module		0	0	×	0
Universal model QCPU	High Performance model QCPU/Process CPU/Universal model QCPU		0	0	×	×
	Motion CPU	Q172DCPU Q173DCPU	0	0	0	0
	PC CPU module		0	0	×	0
Reference		Section 4.1.2 Section 4.1.3	Section 4.1.4	Section 4.2	Section 4.3	

#### Table4.1 Communications between CPU modules

○:Available, ×:Not available

\* 1: Available instructions are restricted depending on the version of the Motion CPU.

QCPU PROCESSING TIME

### 4.1 Communications between CPU modules using CPU shared memory

This chapter describes communication methods between CPU modules of the multiple CPU system using the CPU shared memory. First, the CPU shared memory is described.

#### 4.1.1 CPU shared memory


The CPU shared memory is a memory provided for each CPU module and by which data are written or read between CPU modules of the multiple CPU system.

The CPU shared memory consists of four areas;

- · Host CPU operation information area
- · Restricted system area
- Auto refresh area
- User setting area
- Multiple CPU high speed transmission area

The CPU shared memory configuration and the availability of the communication from the host CPU using the CPU shared memory by program are shown in Diagram 4.1 to Diagram 4.3.

· For Basic model QCPU



 $\bigcirc$ : Communication allowed,  $\times$ : Communication not allowed

MELSEG Q series

OUTLINE

SYSTEM CONFIGURATION


CONCEPT FOR MULTIPLE CPU SYSTEM

4

\*1: Restricted system area is used for communicating with instructions dedicated to Motion CPU.

Refer to the programming manual of Motion CPU for applications and usage methods of restricted system area used with instructions dedicated to Motion CPU.

#### Diagram 4.1 Configuration of CPU shared memory



For High Performance model QCPU or Process CPU

\*1: Restricted system area is used for communicating with instructions dedicated to Motion CPU.

Refer to the programming manual of Motion CPU for applications and usage methods of restricted system area used with instructions dedicated to Motion CPU.

Diagram 4.2 Configuration of CPU shared memory

QCPU PROCESSING TIME

~ ----

					Ho	st CPU	Othe	r CPU
CPU shared memory						Read	Write	Read
(0н) to (1FFн)	G0 to G511		Host CPU operation information area		×	0	×	0
(200н) to (7FFн)	G512 to G2047	QCPU standard	Restricted system area		×	×	×	0
(800н)	G2048	memory	Auto refresh area		×	×	×	×
to (FFFн)	to G4095		User setting area		0	0	×	0
(1000н) to (270Fн)	G4096 to G9999	U	se-prohibited area <sup>*1</sup>		×	×	×	×
(2710н) to (5F0Fн)	G10000 to Max. G24335		tiple CPU high speed ransmission area <sup>*1</sup>		0	0	×	0

### • For Universal model QCPU

 $\bigcirc$ : Communication allowed,  $\times$ : Communication not allowed

0.01

\*1: The Q02UCPU does not have the use-prohibited area and the multiple CPU high speed transmission area.

Diagram 4.3 Configuration of CPU shared memory

(1) Host CPU operation information area

### (a) Information stored in the host CPU operation information area

The following information is stored in the host CPU operation infomation area in the multiple CPU system.<sup>\*1</sup>

MELSEG **Q** series

OUTLINE

SYSTEM CONFIGURATION

ICEPT FOR TIPLE CPU

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR JSE OF ANS SERIES

STARTING UP THE MULTIPLE CPU SYSTEM

These will all remain as 0 and will not change in the case of single CPU system.

CPU shared memory address	Name	Detail	Description <sup>*2</sup>	Correspon ding special register
0н	Information availability	ailability availability flag area • 1: Information stored in the host CPU's operation information area		
1 <sub>H</sub>	Diagnostic error	Diagnostic error number	An error No. identified during diagnostics is stored in BIN.	SD0
2 <sub>H</sub>			The year and month that the error number was stored in the CPU shared memory's $1_H$ address is stored with two digits of the BCD code.	SD1
3н	Time the diagnostic error occurred	Time the diagnosis error occurred	The day and time that the error number was stored in the CPU shared memory's $1_{\rm H}$ address is stored with two digits of the BCD code.	SD2
4 <sub>H</sub>			The minutes and seconds that the error number was stored in the CPU shared memory's $1_{\rm H}$ address is stored with two digits of the BCD code.	SD3
5н	Error information identification code	Error information identification code	Stores an identification code to determine what error information has been stored in the common error information and individual error information.	SD4
6 <sub>н</sub> to 10 <sub>н</sub>	Common error information	Common error information	The common information corresponding to the error number identified during diagnostic is stored.	SD5 to SD15
11 <sub>н</sub> to 1Вн	Individual error information	Individual error information	The individual information corresponding to the error number identified during diagnostic is stored.	SD16 to SD26
1C <sub>H</sub>	Empty		Cannot be used	
1D <sub>H</sub>	Switch status	CPU switch status	Stores the CPU module switch status.	SD200
1Eн	LED status	CPU-LED status	Stores the CPU module's LED bit pattern.	SD201
1Fн	CPU operation status	CPU operation status	Stores the CPU module's operation status.	SD203

#### Table4.2 List of host CPU operation information areas

### (b) Reading of host CPU operation information area

Other QCPU can use FROM instruction or multiple CPU area device (U3En\G□) to read data from the host CPU operation information area of the host CPU. However, because there is a delay in data updating, use the read data for monitoring purposes.

- \* 1: For the Motion CPU, 5<sub>H</sub> to 1C<sub>H</sub> of the host CPU's operation information area is not used. If 5<sub>H</sub> to 1C<sub>H</sub> of the host CPU's operation information area is read from the Motion CPU, it will be read as "0."
- \* 2: For details, refer to the section describing the corresponding special register in the QCPU User's Manual (Function Explanation, Program Fundamentals).



# (2) Restricted system area

The area used by the system of the CPU module (OS.)

# (3) Auto refresh area

The area used when the multiple CPU system is automatically refreshed.

( Section 4.1.2)

The points from the address next to the last address in the restricted system area are used for auto refresh.

# (4) User setting area

The area for performing communication between CPU modules. The points after the ones used for the auto refresh area are used. (An area including the auto refresh area can be used as the user setting area when auto refresh is not performed.)

# (5) QCPU standard area

The area provided for the Universal model QCPU to communicate with other CPUs (High Performance QCPU or Process CPU) in a multiple CPU system. This area includes "Host CPU operation information area", "Restricted system area", "Auto refresh area" and "User setting area". For each area, refer to (1) to (4).

# (6) Multiple CPU high speed transmission area<sup>*Note4.1*</sup>

The area to perform communication with other CPU modules in the Multiple CPU system using the Universal model QCPU.

The Multiple CPU high speed transmission area has "auto refresh area" and "user setting area."

### (a) Auto refresh area

The area used when the Multiple CPU system is automatically refreshed. ( $\bigcirc$  Section 4.1.3)

### (b) User setting area

The area for storing data to be sent to other CPU modules by the program. ( $\square P$  Section 4.1.4) Address for CPU shared memory is 10000 or later.



The Q02UCPU cannot perform the communication by the auto refresh using the multiple CPU high speed transmission area.





# 4.1.2 Communication by auto refresh using CPU shared memory

The following describes communications with auto refresh using auto refresh area in CPU shared memory. Note4.2


For the communication by the auto refresh using the multiple CPU high speed transmission area in the Universal model QCPU<sub>Note4.3</sub>, refer to Section 4.1.3.



# 

In the following case, uncheck Use multiple CPU high speed transmission function of Multiple CPU high speed transmission area setting in the Universal model QCPU.

- The High Performance model QCPU or Process CPU is used as the CPU No.1
- Use multiple CPU high speed transmission function of Multiple CPU high speed transmission area setting in the Universal model QCPU No.1 is unchecked
- The main base unit, slim type main base unit, or redundant power supply base unit is used





For the Universal model QCPU, "auto refresh area of the CPU shared memory" means "auto refresh area of the standard area".

When the Universal model QCPU is used, read this section regarding "CPU shared memory" as "QCPU standard area".



The Q02UCPU cannot perform the communication by the auto refresh using the multiple CPU high speed transmission area.

OUTLINE

PRECAUTIONS FOR USE OF ANS SERIES

NOL

# (1) Communication using auto refresh

# (a) Operation of auto refresh

Auto refresh allows communications using the auto refresh area of the CPU shared memory.

By making multiple CPU settings in "PLC parameter", data are automatically written/read between all CPU modules of the multiple CPU system.

As device memory data of other CPUs are automatically read by the auto refresh function, the host CPU can use those device data.

The following CPU modules in a multiple CPU system can perform auto refresh using auto refresh area in CPU shared memory.

# ⊠POINT -

Auto refresh is a factor for increasing the scan time in the multiple CPU system. For calculation formulas for the auto refresh time, refer to Section 5.2. Diagram 4.4 shows an outline of operations when CPU No.1 performs auto refresh of 32 points for B0 to B1F, and when CPU No.2 performs auto refresh of 32 points for B20 to B3F.

MELSEC Q series

OUTLINE


SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

4

QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM



The processes performed during CPU No.1 END process.

- 1): Transfers B0 to B1F transmission device data for CPU No.1 to the host CPU shared memory's auto refresh area.
- 4): Transfers data in the CPU No.2 CPU shared memory's auto refresh area to B20 to B3F in the host CPU.

The processes performed during CPU No.2 END process.

- 2): Transfers B20 to B3F transmission device data of CPU No.2 to the CPU shared memory's auto refresh area.
- 3): Transfers data in CPU No.1 CPU shared memory's auto refresh area to B0 to B1F in CPU No.2.

#### Diagram 4.4 Operation of auto refresh

# (b) Executing auto refresh


Auto refresh is executed when the CPU module is in RUN, STOP or PAUSE status. Auto refresh cannot be performed when a stop error has been triggered in the CPU module.

If a stop error occurs on one module, the other modules without any error will save the data prior to the stop error being triggered.

For example, if a stop error occurs in CPU No.2 when B20 is ON, the B20 in CPU No.1 will remain ON, as shown in the operation outline in Diagram 4.4.

# (c) Settings required for auto refresh

When auto refresh is carried out, it is necessary to set the points to be transmitted by each CPU and the device in which the data is to be stored (the device that will perform auto refresh) with the PLC parameter's multiple CPU settings.



# (2) Refresh settings

To perform auto refresh in CPU shared memory, set the number of points to be sent from each CPU module (Send range for each PLC) and a device for storing data (PLC side device) on Multiple CPU settings in PLC parameter.

	Multiple CPU settings	X	
Setting No. switch —— Set the send range for — each CPU module	No of PLC (*)     No. of PLC (*)     Host CPU number     Operating mode (*)     Correcting mode (*)     Correcting mode (*)     Correcting mode (*)     Correcting mode (*)     All station stop by stop error of PLC1     V All station stop by stop error of PLC2     V All station stop by stop error of PLC2     V All station stop by stop error of PLC3     V All statin stop by	Online module change (*)         Enable online module change with another PLC.         When the online module change is enabled with another PLC,         I/O status outside the group cannot be taken.         I/O sharing when using Multiple CPUs (*)         All CPUs can read all inputs         All CPUs can read all outputs         Communication area setting (refresh setting)         Change screent         Send range for each PLC         PLC         The auto refresh area         Caution)         Offset (HEX) from starting address of the auto refresh area.         Refer to the user's manual of the each PLC about the starting address.         The applicable device of head device is B.M.Y.D.W.R.ZR.         The unit of points that send range for each PLC is word.         ant Multiple CPU Parameter       Check	<ul> <li>Select either setting the device of each CPU module from CPU No.1 consecutively or setting them with each CPU.</li> <li>Set the device range of each CPU module (Use the specified points continuously from the set device number.)</li> </ul>

Diagram 4.5 Auto refresh setting screen

#### (a) Setting switching and send range for each CPU (Refresh range)

1) It is possible to set 4 ranges from Setting 1 to 4 for the refresh setting with the setting switching.

For example, ON/OFF data can be set to bit devices and other data can be set to word devices separately.


2) In the send range for each CPU, the points of the CPU shared memory are set in 2-point units (2 words.) (2 points in the word device specification and 32 points in the bit device specification)

Data for which the point is set to "0" in the send range for each CPU will not be refreshed.

When refresh is performed for 32 points (B0 to B1F) on CPU No.1 and 32 points (B20 to B3F) on CPU No.2, the number of send points is 2 for CPU No.1 and 2 for CPU No.2 since 1 point of the CPU shared memory is equal to 16 points of bit devices.

- 3) The number of send points is as follows:
  - For Basic model QCPU

The numbers of send points are 320 words for the Basic model QCPU and 2048 words for the Motion CPU/PC CPU module, making a total of 4416 points (4416 words) for all CPU modules.




Since CPU No. 3 has 0 point, it is not refreshed.

#### **Diagram 4.6 Setting of send points**

· For High Performance model QCPU or Process CPU, or Universal model QCPU


The number of send points is a maximum of 2 k points (2 k words) for a total of four ranges for each CPU module, making a total of 8 k points (8 k words) for all CPUs.




Since CPU No. 3 and 4 have 0 point, it is not refreshed.

#### **Diagram 4.7 Setting of send points**

#### [Processing of auto refresh]





OUTLINE

SYSTEM CONFIGURATION

4 - 12

4) The area occupied for auto refresh in the CPU shared memory is a total of Setting 1 to 4.

When send points are set, the first and last addresses of the auto refresh area are automatically displayed as hexadecimal offset values.

For example, the CPU that has send point setting in Setting 1 and 2 has the last address of "the first address of the auto refresh area + offset value of Setting 2". (In Diagram 4.9, up to "the first address of the auto refresh area +  $11_{H}$ " are set for CPU No. 1 and 2, and "the first address of the auto refresh area +  $21_{H}$ " is set for CPU No. 4.)

When a CPU has setting in Setting 1 only, the last address in Setting 1 is the one of the CPU's auto refresh area.

	Chang	e screens	Setting 1 💌	🔲 Set sta	arting devices fo	or each PLC	
Change :	screens Se	tting 2 💌	🔲 Set star	ting devices fo	r each PLC	de device	
	Send	range for eacl	h PLC	PLC sid	le device	BO	
PLC	The auto	refresh area	Caution)	Dev. starting	W0	End	— Transmission
	Point (*)	Start	End	Start	End	B1F	range of CPU
No.1	16	0002	0011	W0	WOF	B3F	No. 1
No.2	16	0002	0011	W10	W1F	B7F	
No.3	0					B9F	
No.4	32	0002	0021	W20	W3F		of CPU device
			<u> </u>				

------ Final address of CPU shared memory for each CPU

Diagram 4.9 Display of auto refresh area address

5) The same number of send points must be set for all CPUs in the multiple CPU system.

If different number of send points is set for a CPU, "PARAMETER ERROR" occurs in the consistency check between CPUs.

(Section 6.1 (3))

For details of consistency check between CPUs, refer to Section 6.1.

# (b) CPU devices

The following devices can be used for auto refresh purposes (other devices cannot be set up with the GX Developer.)

Table4.3	Devices	used for	auto	refresh

Settable devices	Caution
Data register (D)	
Link register (W)	None
File register (R, ZR)	
Link relay (B)	
Internal relay (M)	Specify 0 or multiples of 16 for the first number.
Output (Y)	

- 1) For setting the CPU side devices, the following 2 methods are available. Note4.4
  - · Method of setting devices from the startive device of CPU No.1 consecutively
  - Method of setting devices for each CPU module optionally

Change screens Setting 1 💌 🔲 Set starting devices for each PLC								
Send range for each PLC PLC side device								
PLC	The auto	refresh area	Caution)	Dev. starting				
	Point (*)	Start	End	Start	End			
No.1	0							
No.2	0							
No.3	0							
No.4	0							

Set starting devices for each PLC. : Method of setting devices from the startive device of CPU No.1 consecutively

Set starting devices for each PLC. : Method of setting devices for each

MELSEC Q series

CPU module optionally

Diagram 4.10 Selection of setting method for the CPU side devices

The CPU side devices use the device range of points set for each CPU module from the set startive device.

Set a device number so that the necessary amount of send point devices can be secured.

Sixteen times the number of send points will be set if a bit device is specified in the CPU device.

(Example) If the total number of send points for all CPU modules is 10,

then 160 points of B0 to B9F are set when B0 link relay is specified.



For Basic model QCPUs and High Performance model QCPUs/Process CPUs of which the first 5 digits of serial No. is "07031" or earlier, auto refresh is available only by setting devices consecutively from the starting device of CPU No.1.

In addition, when using GX Developer of Version 8.22Y or earlier, auto refresh is also available only by setting devices consecutively from the starting device of CPU No.1.



OUTLINE

SYSTEM CONFIGURATION

FOR

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM





- 3) The CPU devices are set as follows.
  - It is possible to change the device for settings 1 to 4.
     The same devices can also be specified as long as the device range for settings 1 to 4 are not overlapped.

Setting	1: For link	relay					
Change :	screens Se	tting 1 💌	🔲 Set star	ting devices fo	each PLC		
	Send	range for eacl	h PLC	PLC sid	le device		
PLC	The auto	refresh area	Caution)	Dev. starting	BO		Settings with different
	Point (*)	Start	End	Start	End	\ /	devices are available at
No.1	2	0000	0001	BO	B1F		setting 1 to setting 4.
No.2	2	0000	0001	B20	B3F		oottiing i to oottiing ii
No.3	4	0000	0003	B40	B7F		
No.4	2	0000	0001	B80	B9F		
0.11		• .				X	

Setting 2: For link register

Change screens	Setting 2	-	Set starting devices for each PLC
----------------	-----------	---	-----------------------------------

ge							
	Send	range for eac	h PLC	PLC side device			
PLC	The auto	refresh area	Caution)	Dev. starting	W0 🕨		
	Point (*)	Start	End	Start	End		
No.1	16	0002	0011	W0	WOF		
No.2	16	0002	0011	W10	W1F		
No.3	0						
No.4	32	0002	0021	W20	W3F		

#### Setting 3: For link relay


Change	Change screens Setting 3 💌 🔲 Set starting devices for each PLC									
	Send	range for eac	h PLC	PLC sid	le device					
PLC	The auto	) refresh area	Caution)	Dev. starting	B100					
	Point (*)	Start	End	Start	End					
No.1	2	0012	0013	B100	B11F					
No.2	2	0012	0013	B120	B13F					
No.3	4	0004	0007	B140	B17F					
No.4	4	0022	0025	B180	B1BF					
No.2 No.3	2 2 4 4	0012 0004	0013 0007	B120 B140	B					

The same devices can be set for settings 1 to 4. Since 160 points of BO9 to B9F are used in setting 1, BA0 or large value must be entered in setting 3. Partially duplicate settings like B0 to B9F for setting 1 and B90 to B10F for setting 3 are not allowed.

The Start and the End addresses are automatically calculated with GX Developer.

#### Diagram 4.11 Setting of devices at CPU

## [Processing of auto refresh]



• Devices of setting 1 to 4 can be set independently for each CPU. For example, devices of CPU No.1 can be set up as link relays, and those of CPU No.2 can be set up as internal relays.

MELSEG Q series

OUTLINE

SYSTEM CONFIGURATION


CONCEPT FOR MULTIPLE CPU SYSTEM

4

QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF ANS SERIES MODULE



### Diagram 4.13 Devices set individually for each CPU

### [Processing of auto refresh]




Diagram 4.14 Outline of auto refresh processing (between CPU No. 1 and No. 2)

 When the auto refresh operations are divided into four ranges (Setting 1: Link relay (B), Setting 2: Link register (W), Setting 3: Data register (D), Setting 4: Internal relay (M)), the outline is as shown in Diagram 4.15.

MELSEG Q series




Diagram 4.15 Outline of auto refresh operations using 4 ranges



Since the number of CPU modules that can be mounted is up to 3 when using the basic model QCPU, there is no CPU No.4.

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

# 

The followings are available when selecting the method of setting devices with each CPU optionally.

- The order of the send range for each module can be changed, since devices can be set individually.
- The system scan time can be reduced, since it is possible to set for not performing unnecessary refresh.
- (Example 1) When changing the order of send range for each CPU module The following shows the example performing auto refresh between High Performance model QCPU of CPU No.1 and Motion CPU of CPU No.2.

By setting devices optionally, it is possible to match the device of Performance model QCPU to the fixed device in Motion CPU.

Change screens Setting 1 💌 🗹 Set starting devices for each PLC						Setting 1	•				
Send range for each PLC PLC side device					le device		Send	range for each	n CPU	CPU side	device
PLC			Dev. starting		CPU	CPL	l share memor	yG	Dev. starting	×	
	Point (*)	Start	End	Start	End		Point (*)	Start	End	Start	End
No.1	48	0000	002F	M3072	M3839	No.1	48	0800	082F	M3072	M3839
No.2	66	0000	0041	M2000	M3055	No.2	66	0800	0841	M2000	M3055
No.3						No.3					
No.4						No.4					

Setting of CPU No.1

Setting of CPU No.2

#### Diagram 4.16 Setting of CPU device




Diagram 4.17 Outline of auto refresh operation

STARTING UP THE MULTIPLE CPU SYSTEM



(Example 2) When setting not to perform unnecessary refresh

Change screens

PLC

No.1

No.2

No.3

No.4

The following shows the example performing auto refresh between each CPU from No.2 to No.4 and CPU No.1 only.

By leaving the device column of other CPUs of which auto refresh is not required in blank, it is possible to set not to perform unnecessary refresh.

The device column of the host CPU cannot be left in blank.

Setting 1 💌

Send range for each PLC

Change screens Setting 1 💌 🔽 Set starting devices for each PLC						
	Send range for each PLC			PLC side device		
PLC	The auto	refresh area	Caution)	Dev. starting		
	Point (*)	Start	End	Start	End	
No.1	10	0000	0009	D100	D109	
No.2	10	0000	0009	DO	D9	
No.3	10	0000	0009	D10	D19	
No.4	10	0000	0009	D20	D29	

Change screens Set	tting 1 💌 🔽	Set starting devices for each PLC
--------------------	-------------	-----------------------------------

ſ		Send range for each PLC			PLC side device		
	PLC	The auto refresh area		Caution)	Dev. starting		
		Point (*)	Start	End	Start	End	
	No.1	10	0000	0009	D100	D109	
	No.2	10	0000	0009			
	No.3	10	0000	0009	D0	D9	
	No.4	10	0000	0009			

Setting of CPU No.3

Dev. starting The auto refresh area Caution) Point (\*) Start End Start End 0000 0009 D100 D109 10 D9 0000 0009 10 DO 10 0000 0009 10 0000 0009

Set starting devices for each PLC

PLC side device

	_					
Change screens Setting 1 💌 🔽 Set starting devices for each PLC						
	Send	range for eacl	h PLC	PLC sid	le device	
PLC	The auto	refresh area	Caution)	Dev. starting		
	Point (*)	Start	End	Start	End	
No.1	10	0000	0009	D100	D109	
No.2	10	0000	0009			
No.3	10	0000	0009			
No.4	10	0000	0009	DO	D9	

#### Setting of CPU No.2

Setting	of	CPU	No.4
---------	----	-----	------




Diagram 4.18 Setting of CPU device

Diagram 4.19 Outline of auto refresh operation



# (3) Precautions

# (a) Local device setting <u>Note4.6</u>

Device ranges set for the use of the auto refresh cannot be set to local devices. If set, the refresh data will not be updated.



(b) Setting for using the same file name as the program in the file register <u>Note4.7</u> Do not set devices for the use of the auto refresh in the file register for each program.

If set, auto refresh will be performed on the file register that corresponds to the last scan execution type program executed.

# (c) Assurance of data sent between CPUs

The old data and the new data may be mixed in each CPU due to the timing of sending data from the host CPU and auto refresh in the other CPU. The following shows the method to realize the data consistency of the user data in

The following shows the method to realize the data consistency of the user data in the communication by the auto refresh.

# 1) Data consistency for 32 bit data

Since the data transmission by the auto refresh mode can be set in units of 32 bits only, data separation for 32 bits data will not occur.



The Basic model QCPU does not have any local device.



Since the file register in the Basic model QCPU is fixed, file register cannot be set for each program.

OUTLINE

STARTING UP THE MULTIPLE CPU SYSTEM

# 2) Data consistency for data exceeding 32 bits

In auto refresh method, data are read in descending order of the setting number in auto refresh setting parameter.

Read data separation can be avoided by using the setting number lower than the setting data as an interlock device.


· Auto refresh between QCPU and Motion CPU Diagram 4.20 shows program examples for the Basic model QCPU and Motion CPU when Auto refresh settings in Multiple CPU settings are made as shown in Table 4.4.

<Parameter setting>


Setting		CPU	CPU Shared Memory			CPU Side Device	
No.	CPU No.	Number of points	Start	End	Start	End	
Setting 1	CPU No. 1	2	00C0	00C1	M0	M31	
Setting	CPU No. 2	2	0800	0801	M32	M63	
Setting 2	CPU No. 1	10	00C2	00CB	D0	D9	
Setting 2	CPU No. 2	0					

Table4 4 Parameter setting example for interlock program

Transmission program example



Reception program example



1) CPU No. 1 creates send data.

2) CPU No. 1 turns on the data setting completion bit.

<Auto refresh execution between multiple CPUs>

- 3) CPU No. 2 detects the completion of send data setting.
- 4) CPU No. 2 performs receive data processing.
- 5) CPU No. 2 turns on the completion of receive data processing.

<Auto refresh execution between multiple CPUs>

6) CPU No. 1 detects the completion of the receive data processing and turns off the data setting completion bit.

**Diagram 4.20 Interlock program example** 

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

Auto refresh between QCPUs

Diagram 4.21 shows program examples between the High Performance model QCPU when Auto refresh settings in Multiple CPU settings are made as Table 4.5.

<Parameter setting>

Transmission program: Ladder

Set transmission data

2)

to D0 to D1023.

Table4.5 Parameter setting e	example for interlock program
------------------------------	-------------------------------

Setting	CPU shared memory			mory	Device at CPU	
No.	CPU No.	Number of points	Start	End	Start End	
Setting 1	CPU No. 1	1024	0000	03FF	D0	D1023
Setting 1	CPU No. 2	1024	0000	03FF	D1024	D2047


Transmission program example

1)

6)

command D1024.0

Write



1) CPU No. 1 creates send data.

D0.0

2) CPU No. 1 turns on the data setting completion bit.

<Auto refresh execution between multiple CPUs>

- 3) CPU No. 2 detects the completion of send data setting.
- 4) CPU No. 2 performs receive data processing.
- 5) CPU No. 2 turns on the completion of receive data processing.

<Auto refresh execution between multiple CPUs>

6) CPU No. 1 detects the completion of the receive data processing and turns off the data setting completion bit.

#### Diagram 4.21 Interlock program example

QCPU PROCESSING TIME


# 4.1.3 Communication by auto refresh using multiple CPU high speed transmission area

The following describes the communication by the auto refresh using the multiple CPU high speed transmission area in the Universal model QCPU.

The communication by the auto refresh using the multiple CPU high speed transmission area can be performed only when the following conditions are all met.

- The multiple CPU high speed main base unit (Q38DB or Q312DB) is used.
- The Universal model QCPU (Q03UDCPU, Q04UDHCPU, or Q06UDHCPU) is used as the CPU No.1.
- At least two modules (Universal model QCPU(s) (Q03UDCPU, Q04UDHCPU, and Q06UDHCPU) and/or Motion CPU(s) (Q172DCPU and Q173DCPU) are used.

The communication by the auto refresh using the multiple CPU high speed transmission area cannot be made with the CPU modules other than the Universal model QCPU (Q03UDCPU, Q04UDHCPU, and Q06UDHCPU) or the Motion CPU (Q172DCPU and Q173DCPU) that are mounted on the multiple CPU high speed main base unit. When the module other than the Universal model QPCU (Q03UDCPU, Q04UDHCPU, and Q06UDHCPU) or the Motion CPU (Q172DCPU and Q173DCPU) is mounted on the multiple CPU high speed main base unit. When the module other than the Universal model QPCU (Q03UDCPU, Q04UDHCPU, and Q06UDHCPU) or the Motion CPU (Q172DCPU and Q173DCPU) is mounted on the multiple CPU high speed main base unit, set 0 to the number of points of the corresponding CPU in [each CPU send range].



For "Communication by auto refresh using CPU shared memory", refer to Section 4.1.2.

OUTLINE

SYSTEM CONFIGURATION

EPT FOR

# (1) Communication using auto refresh

### (a) Overview of auto refresh

The auto refresh is a communication method using the auto refresh area of the multiple CPU high speed transmission area in the CPU shared memory. The data written to the auto refresh area of the multiple CPU high speed transmission area is sent to that of the other CPUs in a certain cycle (multiple CPU high speed transmission cycle).

Setting the PLC parameter "Multiple CPU settings" allows to automatically read/ write data among all CPUs in the Multiple CPU system.


Since device data of other CPUs can be automatically read by the auto refresh function, the host CPU can also use them as those of host CPU.

STARTING UP THE MULTIPLE CPU SYSTEM

QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM Diagram 4.22 shows an outline of operations when CPU No.1 performs auto refresh of 32 points for B0 to B1F, and when CPU No.2 performs auto refresh of 32 points for B20 to B3F.

MELSEG Q series



Procedure for the CPU No.2 to read device data of the CPU No.1

- 1) : Transfers data in B0 to B1F to auto refresh area of the host CPU at END processing of a CPU No.1.
- 2) : Sends data in multiple CPU high speed transmission area of CPU No.1 to CPU No.2.

3) : Transfers the received data to B0 to B1F at END processing of CPU No.2. Procedure for the CPU No.1 to read device data of the CPU No.2

- 4) : Transfers data in B20 to B3F to auto refresh area of the host CPU at END processing of CPU No.2.
- 5) : Sends data in multiple CPU high speed transmission area of CPU No.2 to CPU No.1.
- 6) : Transfers the received data to B20 to B3F at END processing of CPU No.1.

Diagram 4.22 Outline of auto refresh operation

(b) Execution of auto refresh

Auto refresh is executed when the CPU module is in RUN, STOP or PAUSE status.

For auto refresh processing at error, refer to Section 4.1.5.

OUTLINE

SYSTEM CONFIGURATION

ACEPT FOR TIPLE CPU

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

(c) Memory configuration of multiple CPU high speed transmission area The following explains the memory configuration of the multiple CPU high speed transmission area of the CPU shared memory that is used in the multiple CPU high speed transmission function. (For the CPU shared memory, refer to Section 4.1.1.)




Diagram 4.5 Memory configuration of multiple CPU high speed transmission area

#### Table4.6 Description of multiple CPU high speed transmission area

No	Nomo	Description	Si	ze
No.	Name	Description	Setting range	Setting unit
1)	Multiple CPU high speed transmission area	<ul> <li>Area for data transmission between each CPU modules in the Multiple CPU system.</li> <li>The area up to 14k word is divided by each CPU module that constitutes the Multiple CPU system.</li> </ul>	0 to 14k words	1k word
2)	CPU No. n send area n (n=1 to 4)	<ul> <li>Area to store the send data of the each CPU module.</li> <li>Sends the data stored in the send area of the host CPU to the other CPUs.</li> <li>Other CPU send area stores the data received from the other CPUs.</li> </ul>	0 to 14k words	1k word
3)	User setting area	<ul> <li>Area for data communication with other CPUs using the multiple CPU area device.</li> <li>Can be accessed by the user program using the multiple CPU area device.</li> </ul>	0 to 14k words	2 words
4)	Auto refresh area	• Area for communicating device data with other CPUs by the communication using the auto refresh.	0 to 14k words	2 words

# 

When the COM instruction is used in the sequence program, the auto refresh can be executed automatically at the execution of the COM instruction.

However, the scan time is prolonged due to the processing time for the auto refresh.

For details of the COM instruction, refer to the following manual.

CPU(Q mode)/QnACPU Programming Manual (Common Instructions)

PRECAUTIONS FOR USE OF AnS SERIES MODULE

4 - 26

# (d) Settings required for auto refresh

To perform auto refresh, setting the number of points to be sent from each CPU module and a device for storing data (device for executing auto refresh) on Multiple CPU settings in PLC parameter is required.

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

Δ

# (2) Multiple CPU high speed transmission area setting

To perform auto refresh in CPU shared memory, set the number of points to be sent from each CPU module (Send range for each PLC) and a device for storing data (Auto refresh settings) on Multiple CPU settings in PLC parameter.

### (a) CPU specific send range setting

CPU specific send range setting sets the number of points of multiple CPU high speed transmission area that is allocated to the each CPU module which constitutes the Multiple CPU system.

CPU specific send range setting screen and the setting range are shown below.




Diagram 4.6CPU specific send range setting screen

#### Table4.7 List of parameter setting/display item for CPU specific send renge setting

ltem	Setting description	Setting/display value		
CPU specific send	Sets the number of points of data that each CPU module	Setting range: 0 to 14.0k points <sup>*4</sup>		
range	sends.*1	Setting unit: 1.0k point		
	Used when communicating with the other CPU using the			
	program.			
User setting area	The value where the "number of points set in the auto refresh"	Display range: 0 to 14335 points		
	is subtracted from the "CPU specific send range setting" is			
	displayed.			
	Used when communicating with the other CPU using the auto			
Auto refresh	refresh.	Display range: 0 to 14335 points		
	Number of points that is set by the "auto refresh setting" is	Display range. 0 to 14355 points		
	displayed.			

\* 1: The following number of points is set by the default.

Number of CPUs	Default value of CPU specific send range					
Number of CPOS	CPU No.1	CPU No.4				
Two CPUs	7k points	7k points				
Three CPUs	7k points	3k points	3k points			
Four CPUs	3k points	3k points	3k points	3k points		

\* 2: Sets the total of all CPUs to be the following points or lower.

- When constituted with two CPUs: 14k points
- · When constituted with three CPUs: 13k points
- When constituted with four CPUs: 12k points

4 - 28

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF ANS SERIES MODULE

STARTING UP THE MULTIPLE CPU SYSTEM

QCPU PROCESSING TIME

# 

Selecting "Advanced settings" enables to change the number of points in Restricted system area used for dedicated instructions to 2 k points. Changing the number of points in system area to 2 k enables to increase the number of dedicated instructions can be executed concurrently in a scan. The following shows the setting screen and setting range of the case where "Advanced settings" is selected.




Diagram 4.7 CPU specific send range setting screen

Item	Setting description	Setting/display value		
CPU specific send	Sets the number of points of data that each CPU module	Setting range: 0 to 14k points <sup>*1</sup>		
range	sends.	Setting unit: 1k point		
Restricted system area	The system area is used for "dedicated instructions" <sup>*3</sup>			
	Set the number of points for a system area to be assigned for	Setting range: 1k point to 2k point		
	each CPU module.			
Total	Displays the total of number of points of the host CPU send	Setting range: 1 to 16k points <sup>*2</sup>		
	area and the restricted system area that are allocated to the			
	each CPU module.	Setting unit: 1k point <sup>*7</sup>		
	* 1: Sets the total of all CPUs to be the following point or low When constituted with two CPUs: 14k points	er.		

#### Table4.8 List of parameter setting/display item for CPU specific send range setting

When constituted with three CPUs: 13k points

When constituted with four CPUs: 12k points

\* 2: Sets the total of all CPUs to be 16.0k points or lower.

\* 3: For "dedicated instructions", refer to the manual of the Motion CPU.

OUTLINE

SYSTEM CONFIGURATION

ICEPT FOR TIPLE CPU

CON SYS

4

QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

# (b) Auto refresh setting

Auto refresh setting is a setting to use the auto refresh function. The 32 ranges can be set for each CPU modules.

Auto refresh setting screen and the setting range are shown below.

Send range for each PLC(")           User setting area         Auto refresh           point(K)         1/0 No.         point         Stat         End           No.1         3         U3E0         3010         G10000         G13009         62         G13071         G13071           No.2         3         U3E1         3072         G10000         G13071         0             No.3         3         U3E2         3072         G10000         G13071         0             No.4         3         U3E3         3072         G10000         G13071         0             No.4         3         U3E3         3072         G10000         G13071         0             ************************************				_	Condror	and for one	L DI CO	9	_	1	
point(K)         I/O No.         point         Start         End         point         Start         End           No.1         3         U3E0         3010         G10000         G13009         62         G13010         G13071           No.2         3         U3E1         3072         G10000         G13071         0             No.3         3         U3E2         3072         G10000         G13071         0             No.4         3         U3E3         3072         G10000         G13071         0             No.4         3         U3E3         3072         G10000         G13071         0             PLC No.2         PLC No.3         PLC No.4	erl								h		
No.1         3         U3E0         3010         G13000         G13009         62         G13010         G13071           No.2         3         U3E1         3072         G10000         G13071         0             No.3         3         U3E2         3072         G10000         G13071         0             No.4         3         U3E3         3072         G10000         G13071         0             No.4         3         U3E3         3072         G10000         G13071         0             PLC No.1         PLC No.2         PLC No.3         PLC No.4		noint(K)	1/0 No								
No.2         3         U3E1         3072         G10000         G13071         0             No.3         3         U3E2         3072         G10000         G13071         0             No.4         3         U3E2         3072         G10000         G13071         0             No.4         3         U3E3         3072         G10000         G13071         0             PLC No.1         PLC No.2         PLC No.3         PLC No.4              No.         point(")         Stat         End         Stat         End            1         48         M0         M767         G13010         G13059         G13059           3         10         D100         D109         G13070         G13071              4         2         D1000         D1001         G13070         G13071											
No.4         3         U3E3         3072         610000         613071         0 <sup>1</sup> LC No.1         PLC No.2         PLC No.3         PLC No.4              VLC No.1         PLC No.2         PLC No.3         PLC No.4          Send range for each PLC (U3E)           No.         point(*)         Start         End         Start         End           1         48 M0         M767         613010         613057            2         2         M2048         M2079         G13058         G13059           3         10 D100         D109         G13060         G13071            5											
Auto refresh         Send range for each PLC (U3E)           No.         Point(*)         Start         End         Start         End           1         48 M0         M767         G13010         G13057         G13058         G13059           2         2 M2048         M2079         G13050         G13059         G13059           3         10 D100         D109         G13060         G13071         G13071           5	No.3	3 (	J3E2	3072	G10000	G13071	0				
Auto refresh         Send range for each PLC (U3EI           No.         point(")         Start         End         Start         End           1         48 M0         M767         G13010         G13057         G13059         G13059         G13059         G13059         G13059         G13059         G13060         G13069         G13071         G         G         G         G         G         G13071         G	No.4	3 (	J3E3	3072	G10000	G13071	0				
No.         point(*)         Start         End         Start         End           1         48 M0         M767         G13010         G13057           2         2 M2048         M2079         G13008         G13059           3         10 D100         D109         G13000         G13069           4         2 D1000         D1001         G13070         G13071           5	PLC No.2   PLC No.3   PLC No.4										
1       48 M0       M767       G13010       G13057         2       2 M2048       M2079       G13058       G13059         3       10 D100       D109       G13060       G13069         4       2 D1000       D1001       G13070       G13071         5					1						*
2         2         M2048         M2079         G13058         G13059           3         10         D100         D109         G13060         G13069           4         2         D1000         D1001         G13070         G13071           5	_			Start							
3       10       D100       D109       G13060       G13069         4       2       D1000       D1001       G13070       G13071         5											
4         2 D1000         D1001         G13070         G13071           5					_	9					
5											
6		ļ	<u>2 01000</u>	J	0100	1	G13070		G13071		
7	_		_								
8			-		_						
9			+						+		
10	-		-		_				-		
11     12       12     13       13     14       15     15       16     15       The applicable devices of start device are XY,M,L,B,D,W,R,ZR,SM,SD,SB,SW.       The unit of the point is word.			+						+		
12											
14			1						-		
15     Image: Constraint of the point is word.	13										
T6     The applicable devices of start device are XY.M.L.B.D.W.R.ZR.SM.SD.SB.SW.       The unit of the point is word.	14										
The applicable devices of start device are X,Y,M,L,B,D,W,R,ZR,SM,SD,SB,SW. The unit of the point is word.											
X,Y,M,L,B,D,W,R,ZR,SM,SD,SB,SW. The unit of the point is word.	16										•
(*)Settings should be set as same when using multiple CPU.	X,Y,M,L,B,D,W,R,ZR,SM,SD,SB,SW.										
		(*)Setting	is should	be set a	as same w	hen using	multiple	CPU.			
Check End Cancel							1		1		

Diagram 4.8 Auto refresh setting screen

#### Table4.9 List of setting item for the refresh setting

ltem	Setting description	Setting range
Number of points	Specifies the number of points for data communication in word unit.	<ul> <li>Setting range: 2 to 14336 points<sup>*1</sup></li> <li>Setting unit: 2 points<sup>*2</sup></li> </ul>
Start	Specifies the device which performs the data communication (auto refresh). Specifies the device sent by the host CPU when the CPU specific send range setting is the host CPU, and specifies the device received by the host CPU when the CPU specific send range setting is the other CPU.	<ul> <li>Device available for send range<sup>*3</sup></li> <li>X, Y, M, L, B, D, W, R, ZR, SM, SD, SB, SW</li> <li>Device available for receive range<sup>*3</sup></li> <li>X, Y, M, L, B, D, W, R, ZR</li> <li>Sets "blank" when auto refresh is not executed.</li> </ul>

\* 1: Setting which exceeds the number of points of the host CPU send area allocated to the each CPU module (CPU specific send range) cannot be set.

\* 2: Bit device can be specified in units of 32 points (2 words) only.

\* 3: Device number is No.1 to No.32, which cannot be duplicated.



# (3) Auto refresh setting and data flow

The following explains the data flow among CPU modules when a multiple CPU system is configured among three CPU modules and auto refresh is set for two ranges.

# (a) Setting examples of auto refresh to each CPU module

Diagram 4.27 shows the setting examples of auto refresh to explain the data flow by auto refresh.




Diagram 4.27 Setting examples of auto refresh

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

4

CPU

QCPU PROCESSING TIMF

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF AnS SERIES


STARTING UP THE MULTIPLE CPU SYSTEM

# (b) Data flow among CPU modules

The following explains the data flow among CPU modules by the auto refresh set as (a).


# Flow of sending data from CPU No.1 to other CPUs <Parameter setting>

Diagram 4.28 shows the settings related to sending and receiving CPU No.1 data ((a) to (c) in Diagram 4.27) in the setting example of auto refresh in Diagram 4.27.



<Flow of sending data from CPU No.1 to other CPUs>

- CPU No.1 writes device data set in Auto refresh (CPU No.1 send data) to the auto refresh area in CPU No.1 at END processing.
- CPU No.1 sends data in auto refresh area of CPU No.1 to CPU No.2 and CPU No.3 in multiple CPU high speed transmission cycle.
- CPU No.2 and No.3 read the received data from CPU No.1 to a device set in Auto refresh (CPU No.1 receive data) at END processing.



1) Writing by END processing of CPU No.1

2) Sending data from CPU No.1 to CPU No.2 and CPU No.3

3) Reading by END processing of CPU No.2

4) Reading by END processing of CPU No.3

Diagram 4.29 Flow of sending data from CPU No.1 to other CPUs




4.1 Communications between CPU modules using CPU shared memory 4.1.3 Communication by auto refresh using multiple CPU high speed transmission area 4 - 32

# 2) Flow of sending data from CPU No.2 to other CPUs


<Parameter setting>

Diagram 4.30 shows the settings related to sending and receiving CPU No.2 data ((d) to (f) in Diagram 4.27) in the setting example of auto refresh in Diagram 4.27.



<Flow of sending data from CPU No.2 to other CPUs>

- CPU No.2 writes device data set in Auto refresh (CPU No.2 send data) to the auto refresh area in CPU No.2 at END processing.
- CPU No.2 sends data in auto refresh area of CPU No.2 to CPU No.1 and CPU No.3 in multiple CPU high speed transmission cycle.
- CPU No.1 and No.3 read the received data from CPU No.2 to a device set in Auto refresh (CPU No.2 receive data) at END processing.




1) Writing by END processing of CPU No.2

2) Sending data from CPU No.2 to CPU No.1 and CPU No.3

3) Reading by END processing of CPU No.1

4) Reading by END processing of CPU No.3



OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

4

QCPU PROCESSING TIMF

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

# 3) Flow of sending data from CPU No.3 to other CPUs

### <Parameter setting>

Diagram 4.32 shows the settings related to sending and receiving CPU No.3 data ((g) to (i) in Diagram 4.27) in the setting example of auto refresh in Diagram 4.27.





Diagram 4.32 Auto refresh setting related to sending and receiving CPU No.3 data

<Flow of sending data from CPU No.3 to other CPUs>


- CPU No.3 writes device data set in Auto refresh (CPU No.3 send data) to the auto refresh area in CPU No.3 at END processing.
- CPU No.3 sends data in auto refresh area of CPU No.3 to CPU No.1 and CPU No.2 in multiple CPU high speed transmission cycle.
- CPU No.1 and No.2 read the received data from CPU No.3 to a device set in Auto refresh (CPU No.3 receive data) at END processing.



1) Writing by END processing of CPU No.3

2) Sending data from CPU No.3 to CPU No.1 and CPU No.2 3) Reading by END processing of CPU No.1

Reading by END processing of CPU No.1
 Reading by END processing of CPU No.2



PRECAUTIONS FOR USE OF ANS SERIES

# 

If Start and End fields in Auto refresh are left blank, auto refresh is not performed. The example for setting blank to the auto refresh setting .of the CPU No.2 in <Flow of sending data from CPU No.3 to other CPUs> explained in the previous page 3) is shown below.

In the auto refresh setting of CPU No.2 in Diagram 4.32, if the Start (W40) and End (W5F) fields of the Auto refresh are left blank, auto refresh is not performed to W40 to W5F in CPU No.2.

<Parameter setting>





Diagram 4.34 Auto refresh setting of CPU No.1 (2) Auto refresh setting of CPU No.2 (3) Auto refresh setting of CPU No.3 Diagram 4.34 Auto refresh setting related to sending and receiving CPU No.3 data (Leaving the second row of PLC No.2 blank)

<Flow of sending data from CPU No.3 to other CPUs>

For flow of sending data from CPU No. 3, refer to 3) Flow of sending data from CPU No.3 to other CPUs on the previous page.



4) Reading by END processing of CPU No.1
 4) Reading by END processing of CPU No.2

#### Diagram 4.35 Flow of sending data from CPU No.3 to other CPUs

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

4

QCPU PROCESSING TIME

MULTIPLE CPU

PRECAUTIONS FOR JSE OF ANS SERIES

# (4) Precautions

# (a) Local device setting

Device ranges set for the use of the auto refresh cannot be set to local devices. If set, the refresh data will not be updated.

(b) Setting for using the same file name as the program in the file register Do not set devices for the use of the auto refresh in the file register for each program.

If set, auto refresh will be performed on the file register that corresponds to the last scan execution type program executed.

# (c) Transmission delay time

Data transmission delay time due to auto refresh is from 0.09 ms to  $(1.80 + (Sending side scan time + Receiving side scan time \times 2))$  ms.

# (d) Assurance of data sent between CPUs

Due to the timing of data send from the host CPU and auto refresh in any of other CPUs, old data and new data may be mixed (data separation) in each CPU. The following shows the methods for avoiding data separation at communications by auto refresh.

# 1) Data consistency for 32 bit data

Transfer data with auto refresh method in units of 32 bits. Since auto refresh is set in units of 32 bits, 32-bit data does not separate.

# 2) Data consistency for data exceeding 32 bits

In auto refresh method, data are read in descending order of the setting number in auto refresh setting parameter.

Transfer data separation can be avoided by using the transfer number lower than the transfer data as an interlock device.


Diagram 4.36 shows a program example for interlocking between CPU No.1 and CPU No.2.

<Parameter setting>

	C	PU No.1 au	ito refres	sh setting	1		CPU No.2 auto refresh setting							
CPU Transfer		Data communication range for each CPU			Device setting for data communication		Dissections	CPU	Transfer	CPU specific send range			Device setting for data communication	
No.	No.	Number of points	Start	End	Start	End	Direction	No. N	No.	Number of points	Start	End	Start	End
CPU	Transfer 1	2	0	1	M0	M31		CPU	Transfer 1	2	0	1	M0	M31
No.1	Transfer 2	10	2	11	D0	D9	→	No.1	Transfer 2	10	2	11	D100	D109
CPU No.2	Transfer 1	2	0	1	M32	M63	+	CPU No.2	Transfer 1	2	0	1	M32	M63

#### Table4.10 Example for parameter setting for interlock program

In the above parameter settings, use M0 as an interlock device for CPU No.1 (data setting completion bit) and M32 as an interlock device for CPU No.2 (receive data processing completion bit).



- 1) CPU No.1 stores the send data to D0 to D9.
- 2) CPU No.1 turns on the data setting completion bit (MO).

Writes the above data to the auto refresh area of the CPU No.1 send area at the END processing of the CPU No.1.

Sends the data in the auto refresh area of the CPU No.1 send area to the CPU No.2.

Reads the received data to the specified device at END processing of CPU No.2.

- 3) CPU No.2 detects the send data setting completion.
- 4) CPU No.2 performs the receive data processing.

5) CPU No.2 turns on the receive data processing completion.

Writes the above data (5) to the auto refresh area of the CPU No.2 send area at the END processing of the CPU No.2.

Sends the data in the multiple CPU high speed transmission area of the CPU No.2 to the CPU No.1.

Reads the received data to the specified device at END processing of CPU No.1.

6) CPU No.1 detects the receive data processing completion and turns off the data setting completion bit.

Diagram 4.36 Example for interlock program

OUTLINE

SYSTEM CONFIGURATION

ICEPT FOR TIPLE CPU

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR JSE OF ANS SERIES

STARTING UP THE MULTIPLE CPU SYSTEM


# COMMUNICATIONS BETWEEN CPU MODULES

# 4.1.4 Communication using CPU shared memory by program

This section explains communications with programs using CPU shared memory in a multiple CPU system.

Use the following areas in a CPU shared memory for the communications with programs using CPU shared memory.

- User setting area
- · User setting area in multiple CPU high speed transmission area



# 

The user setting area of the multiple CPU high speed transmission area is available for the following CPU modules only.

- Universal model QCPU (except Q02UCPU )
- Motion CPU (Q172DCPU, Q173DCPU )

# (1) Communication made by program

### (a) Instructions used for writing to/reading from the CPU shared memory

The QCPU in a multiple CPU system enables to communicate each CPU module using user free areas in CPU shared memory and multiple CPU high speed transmission area with the write and read instructions. The table 4.11 shows the write/read instruction.

Table4.11 List of write and read instructions

		Description
High	Write instruction <sup>*3</sup>	<ul> <li>Instruction using the multiple CPU area device (U3En\G□)<sup>*1</sup></li> </ul>
Performance Process		TO instruction <u>Note4.8</u>
Note4.8		S.TO instruction *2
	Deed instruction*3	<ul> <li>Instruction using the multiple CPU area device (U3En\G□)<sup>*1</sup></li> </ul>
	Read instruction <sup>*3</sup>	• FROM instruction *2

\* 1: When accessing multiple CPU high speed transmission area, the processing speed is faster than when using any of the TO, DTO, FROM or DFRO instructions.

- \* 2: Using the S.TO instruction, data cannot be written to user setting area in multiple CPU high speed transmission area.
- \* 3:For the TO/DTO/S.TO instruction (write instruction) and the FROM/DFRO instruction (read instruction), refer to the following manual.
  - CPU(Q mode)/QnACPU Programming Manual(Common Instructions)



For the High Performance model QCPU or the Process CPU, write to the CPU shared memory with TO instruction is not allowed.

OUTLINE

SYSTEM CONFIGURATION

PT FOR


# (b) Outline of the communication by the program

### 1) Using user setting area

The data written to the CPU shared memory of the host CPU with a write instruction can be read by another CPU using a read instruction.

Unlike the auto refresh of the CPU shared memory, it is possible to read up-todate data directly when this instruction is executed.

An outline of a process where data written in the CPU shared memory of CPU No.1 with an write instruction is read by CPU No.2 using an read instruction is shown in Diagram 4.22.



CPU No.1 processing

1) Data are written into the user setting area of CPU No.1 with a write instruction.

### CPU No.2 processing

 A read instruction is used to read data from the user setting area of CPU No.1 to the specified device.

#### Diagram 4.22 Outline of communication by program

For the write/read instruction, refer to Section 4.1.4 (1).

# 

For the Motion CPU, the write/read instructions are not usable.

For the accessing method from the Motion CPU and PC CPU module to the CPU shared memory, refer to each CPU module manual.



PARAMETER ADDED FOR MULTIPLE CPU SYSTEM


QCPU PROCESSING TIME



2) Using user setting aera in multiple CPU high speed transmission area The data written to the multiple CPU high speed transmission area of the CPU shared memory of the host CPU by the write instruction is sent to the other CPU in a certain cycle.

The other CPU reads the receive data from the multiple CPU high speed transmission area of the CPU shared memory by the read instruction. The other CPU can read the data of the multiple CPU high speed transmission area of the CPU shared memory at the execution of the instruction, which is different from the auto refresh of the CPU shared memory.

The figure 4.10 shows the outline of operation where the data written to the CPU shared memory of the CPU No.1 using the write instruction is read by the CPU No.2 using the read instruction.



Procedure for the CPU No.2 to read device data of the CPU No.1

- 1) Writes data in the user free area of the multiple CPU high speed transmission area of the CPU No.1 by the write instruction.
- 2) Sends the data in the multiple CPU high speed transmission area of the CPU No.1 to that of the CPU No.2.
- Reads the data in the user setting area of the CPU No. 1 to the specified device from the multiple CPU high speed transmission area of the host CPU by the read instruction.

Diagram 4.10 Outline of communication by the program

For the write/read instruction, refer to Section 4.1.4 (1).

# 


- (1) For the Motion CPU, the write/read instructions cannot be used. For the method to access from the Motion CPU to the multiple CPU high speed transmission area of the CPU shared memory, refer to the manual for the Motion CPU.
- (2) The delay time of data transfer with programs using user setting area in multiple CPU high speed transmission area is from 0.09 ms to 1.80 ms.

### (c) Memory configuration of multiple CPU high speed transmission area

### 1) Addresses of user setting area

The addresses of user setting area depend on the CPU module. For user setting area addresses, refer to Section 4.1.1.

### 2) Addresses of multiple CPU high speed transmission area The following explains the memory configuration of the multiple CPU high speed transmission area that is used in the multiple CPU high speed transmission function. (For the CPU shared memory, refer to Section 4.1.1.)



\* 1:Indicates addresses when user setting area for each CPU is specified using multiple CPU devices. Diagram 4.11 Memory configuration of multiple CPU high speed transmission area

For the each area of the multiple CPU high speed transmission area, refer to Section 4.1.3.




## (2) Parameter setting<sup>Note4.9</sup>

When performing the auto refresh of the multiple CPU high speed transmission area, the number of points to be sent by each CPU module is set in the PLC parameter "Multiple CPU settings."

For the setting description of the parameter, refer to Section 4.1.3.



For the High Performance model QCPU, Process CPU, Basic model QCPU, Q02UCPU, parameter setting can be ignored since the user setting area of the multiple CPU high speed transmission area is not available.



CONCEPT FOR MULTIPLE CPU SYSTEM

OUTLINE

SYSTEM CONFIGURATION


## (3) Assurance of data sent between CPUs

The old data and the new data may be mixed in each CPU due to the timing of receiving data from the other CPU and reading in the host CPU.

The following shows the method to realize the data consistency of the user data for the data transmission in the multiple CPU high speed transmission function.

#### (a) Data consistency for 32 bit data

Accessing to the user setting area of the multiple CPU high speed transmission area with placing the address of even number in front (for example, address 10002) can realize the data consistency for 32 bit data.



OUTLINE

SYSTEM CONFIGURATION

ITIPLE CPU

CONCEPT F MULTIPLE C SYSTEM

QCPU PROCESSING TIME


PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

### (b) Data consistency for data exceeding 32 bits

### 1) Using user setting area

Programs are read from the start of user setting area. Creating an interlock device at the end of data for communications, the data separation can be prevented.

An example for the program which interlocks CPU No.1 and CPU No.2 is shown in Figure 4.41



- 1) Turns ON send data set completion flag (D19.0).
- 2) Writes send data (D10 to D19) to user setting area.
- 3) The CPU No. 2 reads the send data of the CPU No.1.
- Detects that send data set completion flag of the CPU No.1 turns ON.
- 5) The CPU No.2 processes the receive data.
- 6) The CPU No.2 turns ON the processing completion flag of the receive data (D120.0).
- 7) The CPU No. 2 writes the processing completion of the receive data to user setting area.
- 8) Reads read completion flag of the CPU No.2 to D0.
- 9) The CPU No.1 detects that the receive data processing completion flag turns ON and turns OFF send data set completion flag.


Diagram 4.41 Example for interlock program

RECAUTIONS FOR ISE OF ANS SERIES

### 2) Using multiple CPU high speed transmission area

In the direct access mode, the data is transferred in order starting from the one which was written to the user setting area first.

Using the device which is written after the data transfer regardless of kinds of device or addresses can realize the data consistency of the transferred data. Example for program executing interlock in CPUs No.1 and No.2 is shown in Figure 4.14.



- (1) The CPU No.1 writes the send data (D0 to D9) to the user setting area.
- (2) The CPU No.1 writes "ON" of the data setting completion bit to the user setting area.

<The data in the multiple CPU high speed transmission area of the CPU No.1 is sent to the CPU No.2.>

- (3) The CPU No.2 detects the send data setting completion.
- (4) The CPU No.2 performs the receive data processing.
- (5) The CPU No.2 writes "ON" of the receive data processing completion to the user setting area.

<The data in the multiple CPU high speed transmission area of the CPU No.2 is sent to the CPU No.1.>

(6) CPU No.1 detects "ON" of the receive data processing completion and turns off the data setting completion bit.

#### Diagram 4.14 Example for interlock program

OUTLINE

SYSTEM CONFIGURATION

NCEPT FOR TIPLE CPU

CON( SYST

4

QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR JSE OF ANS SERIES

STARTING UP THE MULTIPLE CPU SYSTEM

## (4) Precautions

#### (a) First I/O numbers of CPU modules

The following values are set for the CPU module's first I/O number in the write/ read instructions.

Table4.12 First I/O numbers of CPU modules
--

Basic
Note4.10

CPU No.	CPU No.1	CPU No.2	CPU No.3	CPU No.4 <u>Note4.10</u>
Value set in the first I/O number	3E0 <sub>Н</sub>	3E1 <sub>H</sub>	3Е2 <sub>Н</sub>	3Е3 <sub>Н</sub>



#### (b) Writing to CPU shared memory

Do not write data to the following areas in the CPU shared memory. Note4.11

( Section 4.1.1)

- Restricted system area
- Auto refresh area

#### (c) Access to module in reset status

No error will occur even if the CPU accessed with a write instruction is in reset status.



However, access execution flag (SM390) <u>Note4.12</u> will remain OFF after the instruction execution has been completed.

### (d) Simultaneous access to CPU module

Establish an interlock to prevent simultaneous access during interactive data communication with write/read instructions.

Old data and new data may be mixed together if simultaneous access is carried out.



Since the number of CPU modules that can be mounted is up to 3 when using the basic model QCPU, there is no CPU No.4.



For the High Performance model QCPU or the Process CPU, reading data from "Restricted system area" and "Auto refresh area" is not also allowed.



An access executing flag (SM390) is unavailable for the Universal model QCPU.

### (e) Data writing to other CPU's shared memory

Data cannot be written to the CPU shared memory of other CPU with a write instruction.

Writing data to the CPU shared memory of other CPU No. with TO, S.TO instructions or those using the multiple CPU area device (U3En\G□) may result in "SP. UNIT ERROR (error code: 2115)".

### (f) Data writing to host CPU's shared memory

### 1) Basic model QCPU

Data can be written to the host CPU's shared memory with a write instruction.

### 2) High Performance model QCPU or Process CPU

Data can be written to the host CPU's shared memory with the S.TO instruction, not with the instruction using the multiple CPU area device (U3En\G□).

Writing data to the host CPU's shared memory with the instruction using the multiple CPU area device (U3En\G
) results in "SP.UNIT ERROR (Error code: 2114)".

3) Universal model QCPU

Data can be written to the host CPU's shared memory with a write instruction.

### (g) Data reading from CPU shared memory

### 1) Basic model QCPU

Data can be read from the host CPU's shared memory with a read instruction.

### 2) High Performance model QCPU or Process CPU

Data cannot be read from the host CPU's shared memory with a read instruction.

Doing so results in "SP.UNIT ERROR (Error code: 2114)".

### 3) Universal model QCPU

Data can be read from the host CPU's shared memory with a read instruction.

### (h) Access to CPU that is not actually installed

Access to the CPU that is not actually installed with an instruction using the multiple CPU area device (U3En\G□) is not allowed. Doing so leads to "SP.UNIT ERROR (Error code: 2110)".

OUTLINE

SYSTEM CONFIGURATION

FOR CPU

# 4.1.5 Communications between CPU modules when the error occurs

### (1) Operation when the error occurs to the receive data

When the CPU module receives the improper data at the data communication between the CPU modules due to noise or failure, it cancels the receive data. When the receive data is canceled, the data which was received before this one remains without change.

When the normal data is received in the next time, it will be updated to the receive data.

### (2) Data transmission operation when the error occurs

Table 4.17 shows the auto refresh and the data communication between CPU modules when the host CPU detects the self-diagnostics error.

Error definition		Auto refresh <sup>*1</sup>	Data communication between CPU modules <sup>*2</sup>
Slight error		0	0
	Factors other than below	0	0
Moderate error	Errors on multiple CPU high speed transmission function parameter (including the consistency check error)	× *4	× *4
Severe error		×	× *3

#### Table4.13 Data communication between CPU modules when the self-diagnostics error occurs

 $\bigcirc$ :Transfer,  $\times$ :Does not transfer

- \* 1: Shows the data transfer between the internal user device and the multiple CPU high speed transmission area of the host CPU.
- \* 2: Shows the data communication between the multiple CPU high speed transmission area of the host CPU and the multiple CPU high speed transmission area of the other CPU.
- \* 3: When the error occurs during the normal operation, transmission of the normal data before the error occurs is continued.
- \* 4: Continues sending/receiving data between the auto refresh area 0 and CPU module if consistency check error occurs due to PLC parameter change during normal operation.

# 

The communication between CPU modules when the error occurs can be executed if the following CPU modules are used.

- Universal model QCPU (except Q02UCPU )
- Motion CPU (Q172DCPU, Q173DCPU)

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

QCPU PROCESSING TIMF

# 4.2 Communications with instructions dedicated to Motion CPU

# 4.2.1 Control instruction from QCPU to Motion CPU

Control instructions can be issued from the QCPU to Motion CPU with the instructions dedicated to Motion CPU as listed in Table4.14.

(Control instructions from a Motion CPU to other Motion CPU is not allowed.)

		CPU module			
Instruction		Basic model QCPU/	Universal model QCPU		
name	Description		Q02UCPU	Q03UDCPU Q04UDHCPU 06UDHCPU	
S.SFCS SP.SFCS	Requests startup of the motion SFC	0	0	×	
D.SFCS DP.SFCS	program.	×	×	0	
S.SVST <sup>*1</sup> SP.SVST <sup>*1</sup>	Requests the start of the servo program.	0	0	×	
D.SVST DP.SVST	Trequests the start of the serve program.	×	×	0	
S.CHGV <sup>*1</sup> SP.CHGV <sup>*1</sup>	Changes the speed of the axes during positioning and JOG operations.	0	0	×	
D.CHGV DP.CHGV		×	×	0	
S.CHGT <sup>*1</sup> SP.CHGT <sup>*1</sup>	Changes the torque control value during operation and suspension when in the	0	0	×	
D.CHGT DP.CHGT	real mode.	×	×	0	
S.CHGA <sup>*1</sup> SP.CHGA <sup>*1</sup>	Changes the current values of the halted	0	0	×	
D.CHGA DP.CHGA	cam axes.		×	0	

Table4.14 List of instructions dedicated to Motion CPU

 $\bigcirc$  : Available,  $\,\times\!:$  Not Available

\* 1: The following version restrictions apply to the Motion CPU.

Q172CPU : Version N or later Q173CPU : Version M or later Q172CPUN, Q173CPUN : No version restriction Q17H2CPU, Q173HCPU : No version restriction

OUTLINE


SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

4

#### (Example) When using the S.SFCS instruction

It is possible to start up the Motion CPU's motion SFC from the QCPU.




# 

One QCPU can concurrently issue up to 32 instructions of "Instructions dedicated to Motion CPU" and "Instructions dedicated to communication between multiple CPUs (except for S(P).GINT)".

Note that multiple instructions are executed in order starting from the first instruction.

When 33 or more incomplete instructions are identified, an "OPERATION ERROR (error code: 4107)" occurs.



STARTING UP THE MULTIPLE CPU SYSTEM

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

O: Available, X: Not Available

# 4.3 Communication between multiple CPUs with dedicated instructions

# 4.3.1 Write/read of device data from QCPU to Motion CPU

Device data can be read or written from the QCPU to the Motion CPU with the instructions dedicated to communication between multiple CPUs listed in Table4.15. (Read/write from a Motion CPU to other CPU module including the Motion CPU is not allowed.)

Table4.15 List of instructions dedicated to communication between multiple CPUs available for Motion CPU

		CPU module			
Instruction		Basic model QCPU/	Universal model QCPU		
name Description		High Performance model QCPU/ Process CPU	Q02UCPU	Q03UDCPU Q04UDHCPU 06UDHCPU	
S.DDWR SP.DDWR	Writes host CPU device data into other	0	0	×	
D.DDWR DP.DDWR	CPU devices.	×	×	0	
S.DDRD SP.DDRD	Reads other CPU device data into the host CPU devices.	0	0	×	
D.DDRD DP.DDRD		×	×	0	
S.GINT SP.GINT		0	0	×	
		×	×	0	

(Example) Using the S.DDWR instruction

a OCPU device data can be written to the Motion CPU devices

The QCPU device data can be written to the Motion CPU devices.




Diagram 4.24 Operation of S.DDWR instruction

# 

One QCPU can concurrently issue up to 32 instructions of "Instructions dedicated to Motion CPU" and "Instructions dedicated to communication between multiple CPUs (except for S(P).GINT)".

Note that multiple instructions are executed in order starting from the first instruction.

When 33 or more incomplete instructions are identified, an "OPERATION ERROR (error code: 4107)" occurs.



Refer to the Motion CPU Manual for details on the use of the instructions dedicated to communication between multiple CPUs.





OUTLINE

SYSTEM CONFIGURATION

# 4.3.2 Start of interrupt program from QCPU to PC CPU module

The interrupt program from the QCPU to the PC CPU module can be started with the instructions dedicated to communication between multiple CPUs in Table 4.16. (The interrupt program from the PC CPU module to other CPU module cannot be started.)

Table4.16 List of instructions dedicated to communication between multiple CPUs available for PC CPU module

Instruction name	Description
S.GINT	Dequests start up of other CDI lie interrupt programs
SP.GINT	Requests start up of other CPU's interrupt programs.

(Example) When using the S.GINT instruction

The interrupt program from the QCPU to the PC CPU module can be started.




Diagram 4.25 Operation of S.GINT instruction



Refer to the PC CPU module Manual for details on the use of the instructions dedicated to communication between multiple CPUs.

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

4

QCPU PROCESSING TIME

# 4.4 Multiple CPU Synchronous Interrupt

The multiple CPU synchronous interrupt function executes interrupt programs (multiple CPU synchronous interrupt programs) at the timing of multiple CPU high speed transmission cycle.

The multiple CPU synchronous interrupt enables synchronization with multiple CPU high speed transmission cycle and communications among CPU modules.

Since the multiple CPU cycle is synchronized with the operation cycle of the Motion CPU, using the multiple CPU high speed transmission function together allows high-speed responses to requests from the Motion CPU and execution of sequence programs synchronized with the operation cycle.

# (1) Multiple CPU synchronous interrupt programs

Multiple CPU synchronous interrupt programs are programs using interrupt pointer 145.

(A program from an interrupt pointer (I45) to the IRET instruction corresponds to a multiple CPU synchronous interrupt program.)

To execute multiple CPU synchronous interrupt programs, set interrupt permitted status with the EI instruction.

# (2) Execution timing

Multiple CPU synchronous interrupt programs are executed at the timing of multiple CPU high speed transmission cycle.





Diagram 4.46 Execution timing of multiple CPU synchronous interrupt program


# 

The multiple CPU synchronous interrupt is available when the following CPU modules are used.

- Universal model QCPU (except Q02UCPU )
- Motion CPU (Q172DCPU, Q173DCPU )



PARAMETER ADDED FOR MULTIPLE CPU SYSTEM When a multiple CPU synchronous interrupt factor occurs during the execution of another interrupt program, the running program is aborted to execute the multiple CPU synchronous interrupt program.



### (3) Operation when the interrupt factor occurs

For operation when the interrupt factor occurs, refer to the following manual.

### (4) Restrictions on creating the program

For the restrictions on creating the program, refer to the following manual.

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

4

QCPU PROCESSING TIME

# 4.5 Multiple CPU Synchronized Boot-up

Multiple CPU synchronized boot-up function synchronizes the start-ups of CPU No.1 to CPU No.4.

Since this function monitors the startup of each CPU module, when another station is accessed by manual operation, an interlock program which checks the CPU module startup is unnecessary.

With the multiple CPU synchronized boot-up function, the start-up is synchronized with the CPU module of slow start-up; therefore, the system start-up may be slow.

# 

 Multiple CPU synchronized boot-up function is to access each CPU module in a multiple CPU system without an interlock.
 This function is not for starting on operation simultaneously among CPU.

This function is not for starting an operation simultaneously among CPU modules after start-up.

- (2) The multiple CPU synchronized boot-up is available when the following CPU modules are used.
  - Universal model QCPU (except Q02UCPU )
  - Motion CPU (Q172DCPU, Q173DCPU )

# (1) Multiple CPU synchronized boot-up setting

To use the multiple CPU synchronized boot-up function, check from No.1 to No.4 of Target PLC on Multiple CPU settings in PLC parameter of GX Developer. "Synchronize Multiple CPU boot-up" is set to No.1 to No. 4 at default.

1


Diagram 4.25 Multiple CPU synchronized boot-up setting

Set the same Multiple CPU synchronous boot-up to all CPUs that constitute the Multiple CPU system.

When the all CPU modules that constitute the Multiple CPU system do not have the same setting, the stop error 3015 (the parameter setting mismatch error) will occur.

# 


The CPU module other than the Universal model QCPU (Q03UDCPU, Q04UDHCPU, Q06UDHCPU) or Motion CPU (Q172DCPU and Q173DCPU) cannot execute the multiple CPU synchronized boot-up. If the CPU module other than the Universal model QCPU (Q03UDCPU, Q04UDHCPU, Q06UDHCPU) or Motion CPU (Q172DCPU and Q173DCPU) is used, uncheck its CPU No.





When this function is not used (each CPU boot-up without synchronization), it is recommended to use SM220 to SM223 (Preparation completed flag of CPUs No.1 to No.4) of the special relay and create the sequence program to check the boot-up of the each CPU module.

[Program to check the boot-up of CPU No.2]



# CHAPTER5 PROCESSING TIME OF QCPU IN MULTIPLE CPU SYSTEM

# 5.1 Concept of Scan Time

The concept of scan time in the multiple CPU system is the same as that in the single CPU system.

This chapter describes how to calculate the processing time when the multiple CPU system is configured.

### (1) I/O refresh time

I/O refresh time is calculated with the equation explained in the following manual. CF QCPU User's Manual (Function Explanation, Program Fundamentals). The I/O refresh time is prolonged by the following values when it is overlapped with bus access from/to other CPUs.

(Extension time) =  $\frac{\text{(No. of input points + No. of output points)}}{16} \times \text{N3} \times (\text{No. of other CPUs}) (\mu s)$ 

Use the value in Table5.1 for N3.

	N3				
QCPU	Systems with only a main	Systems that include			
	base unit	additional base units			
Q00CPU					
Q01CPU	0.7				
Q02CPU					
Q02HCPU, Q06HCPU,		21.02			
Q12HCPU, Q25HCPU	8.7 <i>µ</i> s	21 <i>µ</i> s			
Q12PHCPU, Q25PHCPU					
Q03UDCPU, Q04UDHCPU,					
Q06UDHCPU					

Table5.1 Extension of I/O refresh time

# (2) Total value of instruction execution time

Refer to the following manual for details on the processing time of instructions dedicated to the multiple CPU system, and various processing times of instructions used in the multiple CPU system.

CPU (Q mode)/QnACPU Programming Manual (Common Instructions)

5

# (3) Common processing

The values in Table5.2 show the common processing time.

Table5.2 END	processing time
--------------	-----------------

QCPU	Common processing time
Q00CPU	$(0.05 \text{ to } 0.12) \times (No. of other CDLlo)ma$
Q01CPU	$(0.05 \text{ to } 0.13) \times (\text{No. of other CPUs})\text{ms}$
Q02CPU	0.02ms
Q02HCPU, Q06HCPU,	
Q12HCPU, Q25HCPU	0.03ms
Q12PHCPU, Q25PHCPU	
Q02UCPU	
Q03UDCPU	0.02ms
Q04UDHCPU,	0.021115
Q06UHDCPU	

# 5.2 Factors for prolonged Scan Time

The processing time in Multiple CPU Systems is prolonged in comparison with Single CPU Systems when the following functions are used.

When using the following, add the values described later to the values calculated in Sections 5.1.

- Auto refresh of CPU shared memory (including multiple CPU high speed transmission function)
- Refresh of MELSECNET/G<sup>Note5.1, Note5.2</sup> and MELSECNET/H
- CC-Link automatic refresh



(1) Auto refresh of CPU shared memory (including multiple CPU high speed transmission function)

# (a) Auto refresh of shared memory

The amount of time required to perform the refresh function set up with the Multiple CPU settings/multiple CPU high speed transmission area setting. This value is the total amount of time required for writing into the host CPU's CPU shared memory, and the time required for reading from other CPUs' CPU shared memories.

These values are added when setting up the refresh settings/multiple CPU high speed transmission area setting with the PLC parameter "Multiple CPU settings."



The MELSECNET/G can only use the High Performance model QCPU whose first 5 digits of serial No. is 09012 or later.

5.2 Factors for prolonged Scan Time



The MELSECNET/G cannot use the Basic model QCPU or the Process CPU.

CONCEPT FOR MULTIPLE CPU SYSTEM

OUTLINE

SYSTEM CONFIGURATION

PRECAUTIONS FOR USE OF ANS SERIES

STARTING UP THE MULTIPLE CPU

#### (b) Calculation of auto refresh time

The automatic refresh time of the CPU shared memory is calculated in the following equation.

#### 1) For Basic model QCPU

(Auto refresh time)

=  $(N1 + (No. of transmission word points) \times N2)) +$ 

```
(N3 + (No. of other CPUs) \times N4 + (No. of reception word points) \times N5) (\mu s)
```

MELSEG Q series

- · The number of received words is the sum of the numbers of words transmitted by the other CPUs.
  - (Example) When No. of CPU is set to 3 and the host CPU is CPU No. 1 The number of received words is the sum of the numbers of words sent by CPUs No.2 to No.3.
- For N1 to N5, use the values in Table5.3.

#### Table5.3 Auto refresh time

Basic model QCPU	N1	N2	N3	N4	N5
Q00CPU	63 <i>µ</i> s	1.13 <i>µ</i> s	63 <i>µ</i> s	161 <i>µ</i> s	0.88 <i>µ</i> s
Q01CPU	57 <i>µ</i> s	1.03 <i>µ</i> s	57 <i>µ</i> s	146 <i>µ</i> s	0.80 <i>µ</i> s

#### 2) For High Performance model QCPU/Process CPU

(Auto refresh time) =  $(N1 + (No. of reception word points) \times N2) \times (No. of other CPUs)$ + (N3 + (No. of transmission word points)  $\times$  N4) (µs)

- The number of received words is the sum of the numbers of words transmitted by the other CPUs.
  - (Example) When No. of CPU is set to 4 and the host CPU is CPU No. 1 The number of received words is the sum of the numbers of words sent by CPUs No.2 to No.4.
- Use the values in Table5.4 for N1 to N4.

#### Table5.4 Auto refresh time

High Performance model QCPU/Process CPU Univwesal model QCPU	N1	N2	N3	N4
Q02CPU	82 <i>µ</i> s	0.52 <i>µ</i> s	106 <i>µ</i> s	0.17 <i>µ</i> s
Q02HCPU, Q06HCPU,				
Q12HCPU, Q25HCPU	27 <i>µ</i> s	0.44 <i>µ</i> s	27 <i>µ</i> s	0.08 <i>µ</i> s
Q12PHCPU, Q25PHCPU				

#### 3) For Universal model QCPU

#### (Auto refresh time)

- =  $(N1 + (No. of transmission word points) \times N2)) +$ 
  - (N3 + (No. of other CPUs) × N4 + (No. of reception word points) × N5) ( $\mu$ s)
- The number of received words is the sum of the numbers of words transmitted by the other CPUs.
  - (Example) When No. of CPU is set to 4 and the host CPU is CPU No. 1. The number of received words is the sum of the numbers of words sent by CPUs No.2 to No.4.
- For the auto refresh using the multiple CPU high speed transmission area, use values in Table5.5 for N1 to N5.

Table5.5 Auto refresh time

Basic model QCPU	N1	N2	N3	N4	N5
Q02UCPU	-	-	-	-	-
Q03UDCPU	6 <i>µ</i> s	0.207 <i>µ</i> s	2 <i>µ</i> s	9µs	0.393 <i>µ</i> s
Q04UDHCPU,Q06UDHCPU	6 <i>µ</i> s	0.183 <i>µ</i> s	2 <i>µ</i> s	9µs	0.327 <i>µ</i> s

• For the auto refresh using the CPU shared memory , use values in Table5.5 for N1 to N5.

Table5.6	Auto	refresh	time
----------	------	---------	------

Basic model QCPU	N1	N2	N3	N4	N5
Q02UCPU	34 <i>µ</i> s	0.155 <i>µ</i> s	120 <i>µ</i> s	30 <i>µ</i> s	0.420 <i>µ</i> s
Q03UDCPU	9µs	0.162 <i>µ</i> s	28 <i>µ</i> s	21 <i>µ</i> s	0.410 <i>µ</i> s
Q04UDHCPU,Q06UDHCPU	8 <i>µ</i> s	0.132 <i>µ</i> s	25 <i>µ</i> s	20 <i>µ</i> s	0.410 <i>µ</i> s

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

5

### (c) When auto refresh processing is duplicated with other CPU

The amount of time required for the auto refresh process will be prolonged by the following amount of time when processing is duplicated with the auto refresh function on other CPUs.

#### 1) For Basic model QCPU

(Extension time) = 4 × (No. of reception word points) × N6 × (No. of other CPUs) ( $\mu$ s)

Use the values in Table5.7 for N6

Table5.7 Time prolonged when processing of other CPU is duplicated

	N6		
Basic model QCPU	System with main base unit	System including extension	
	only	base unit(s)	
Q00CPU	0.54 <i>µ</i> s	1.30 <i>µ</i> s	
Q01CPU	$0.54 \mu s$	1.30 <i>µ</i> s	

#### 2) For High Performance model QCPU/Process CPU

(Extension time) = (No. of transmission/reception word points) × N5 × (No. of other CPUs) ( $\mu$ s)

Use the values in Table5.8 for N5

Table5.8 Time prolonged when processing of other CPU is duplicated

High Performance model	N5				
QCPU/Process CPU	System with main base unit	System including extension			
Univwesal model QCPU	only	base unit(s)			
Q02CPU					
Q02HCPU, Q06HCPU,					
Q12HCPU, Q25HCPU					
Q12PHCPU, Q25HCPU	0.54 <i>µ</i> s	1.30 <i>µ</i> s			
Q02UCPU					
Q03UDCPU,Q04UDHCPU,					
Q06UDHCPU					



# (2) Refresh of MELSECNET/G<sup>Note5.3, Note5.4</sup> and MELSECNET/H (a) Refresh time of MELSECNET/G and MELSECNET/H

The amount of time required for performing the refresh between the QCPU and the MELSECNET/G or MELSECNET/H network module.

For refresh time of MELSECNET/G and MELSECNET/H, refer to the following manual.

F MELSECNET/G Network System Reference Manual

CF Q Corresponding MESLECNET/H Network System Reference Manual

### (b) Calculation of refresh time

The refresh time is prolonged by the following values when the refresh is requested from the MELSECNET/G or MELSECNET/H module of the other CPU at the same time.

1) For Basic model QCPU

(Extension time) = 4 × (No. of transmission/reception word points) × N6 × (No. of other CPUs) ( $\mu$  s)

The number of transmission/reception words is the total number of transfer data below.

Link refresh data

```
: \frac{(LB + LX + LY + SB)}{16} + LW + SW
```

Use the values in Table5.9 for N6

Table5.9 Time prolonged in simultaneous refresh request with the MELSECNET/H module of other CPU

	N6			
Basic model QCPU	System with main base unit	System including extension		
	only	base unit(s)		
Q00CPU	0.54 <i>µ</i> s	1.30 <i>µ</i> s		
Q01CPU	0:54µS	1.50µs		

High Performance Note5.3

The MELSECNET/G can only use the High Performance model QCPU whose first 5 digits of serial No. is 09012 or later.



The MELSECNET/G cannot use the Basic model QCPU or the Process CPU.

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

5 - 7



2) For High Performance model QCPU<sup>Note5.5</sup>/Process CPU<sup>Note5.6</sup>/Universal model QCPU

MELSEG Q series

(Extension time) = (No. of transmission/reception word points)  $\times$  N5  $\times$  (No. of other CPUs) ( $\mu$  s)

The number of transmission/reception words is the total number of transfer data below.

• Link refresh data :  $\frac{(LB + LX + LY + SB)}{16} + LW+SW$ • Data transferred to file register of memory card :  $\frac{(LB + LX + LY + SB)}{16} + LW+SW$ • Transfer between data links Note5.7 :  $\left(\frac{LB}{16} + LW\right) \times 2$ 

Use the values in Table5.10 for N5

Table5.10 Time prolonged when refresh is requested from MELSECNET/G or MELSECNET/H module at the same time

High Performance model	N5				
QCPU/Process CPU	System with main base unit	System including extension			
Univwesal model QCPU	only	base unit(s)			
Q02CPU					
Q02HCPU, Q06HCPU,					
Q12HCPU, Q25HCPU					
Q12PHCPU, Q25HCPU	0.54 <i>µ</i> s	1.30 <i>µ</i> s			
Q02UCPU					
Q03UDCPU, Q04UDHCPU,					
Q06UDHCPU					





The MELSECNET/G can only use the High Performance model QCPU whose first 5 digits of serial No. is 09012 or later.



The MELSECNET/G cannot use the Process CPU.



Since the Universal model QCPU does not support transfer between data links, adding the number of points for transfer between data links is unnecessary.

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

5

QCPU PROCESSING

### (3) CC-Link auto refresh

#### (a) Auto refresh time on CC-Link network

The amount of time required for performing the refresh process between QCPU and CC-Link master local modules.

Refer to the following manual for details on the auto refresh time for CC-Link.

#### (b) Calculation of auto refresh time

The amount of time required for the auto refresh process will be prolonged only by the following amount of time when requests for refreshing are issued by other CC-Link modules at the same time on a multiple CPU system.

(Extension time) = (No. of transmission/reception word points) × N5 × (No. of other CPUs) ( $\mu$  s)

The number of transmission/reception words is the transfer data below.

Link refresh data : 
$$\frac{(RX + RY + SB)}{16} + SW$$

Use the values in Table5.11 for N5

Table5.11 Time prolonged in simultaneous refresh request with the CC-Link module of other CPU

	Ν	5
QCPU	System with main base unit	System including extension
	only	base unit(s)
Q00CPU		
Q01CPU		
Q02CPU		
Q02HCPU, Q06HCPU,		
Q12HCPU, Q25HCPU	0.54 <i>µ</i> s	1.30 <i>µ</i> s
Q12PHCPU, Q25HCPU		
Q02UCPU, Q03UDCPU,		
Q04UDHCPU,		
Q06UDHCPU		

# 5.3 Reducing processing time

# (1) Multiple CPU system processing

Access is made between a CPU module and an I/O module or intelligent function module through a bus (base unit pattern, extension cable) and this bus cannot be used by multiple CPU modules at the same time.

If more than one CPU module attempt to use it simultaneously, the CPU module attempted access later is placed in "Standby" status until the processing of the first CPU module is completed.

In the multiple CPU system, this waiting time (time of "Standby status") will cause delay in input and output and increase in scan time.

### (2) Maximum standby time

In the multiple CPU system, waiting time of the host CPU will reach the maximum when:

- Using the maximum number of CPU modules
- Using extension base unit(s)
- · An intelligent function module on an extension base unit has high volume of data
- Simultaneous accesses are made to a module on the extension base unit where the maximum number of CPU modules is mounted.

### (3) Reducing processing time for multiple CPU system

The following methods are available for reducing the processing time in the multiple CPU system.

- Place modules of high access points (e.g. MELSECNET/G, MELSECNET/H, or CC-Link) together on the main base unit.
- Set one QCPU as the control CPU to control the modules of high access points (e.g. MELSECNET/G, MELSECNET/H, or CC-Link) to prevent simultaneous access.
- Reduce the number of refresh points of the MELSECNET/G, MELSECNET/H, and CC-Link etc.
- Reduce the number of auto refresh points between CPU modules.


**POINT** 

Universa

Basi

Univers

UD



- A Series CPU compatibility setting Note5.8
- Floating point arithmetic processing Note5.9
- CPU User's Manual (Function Explanation, Program Fundamentals).



For the Basic model QCPU and the Universal model QCPU, A series CPU compatibility setting cannot be made.



For the Basic model QCPU, the Process CPU or Universal model QCPU, the floating point calculation processing cannot be changed.

MELSEG Q series

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

5

# CHAPTER6 PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

# 6.1 Parameter list

# (1) Parameters that enable the use of multiple CPU system

Compared with the single CPU system, the multiple CPU system has additional settings of "No. of CPU", "control CPU", "refresh setting (auto refresh setting)" in PLC parameters.

The same PLC parameters must be set to all the CPU modules used in the multiple CPU system, except some settings.

When using a PC CPU module, reuse the multiple CPU system parameters in the PC CPU setting utility.

PC CPU module manual

# (2) The PLC parameter settings for use in multiple CPU system

The necessity of setting PLC parameters and necessity of same setting that are required for using multiple CPU system are listed in Tables 6.1 and 6.2. When parameters such as multiple CPU settings have been changed, make the same settings for all CPUs in the multiple CPU system, then reset CPU No.1 or reapply power to the multiple CPU system (power ON to OFF to ON).

It is possible to reuse the multiple CPU parameters set up for another project with GX Developer.

(Refer to Section 8.2.1 (4) and 8.2.2 (4) for reuse of the multiple CPU parameters.)

(a) For Basic model QCPU, High Performance model QCPU and Process CPU The table 6.1 shows the PLC parameter settings that are required when the Basic model QCPU, the High Performance QCPU and the Process CPU are used.

		PLC parameter	Necessity of setup <sup>*1</sup>	Necessity of same setting <sup>*2</sup>	Reference
	I/O	Assignment	0		
	ΙF	Гуре		0	
	ſ	Model name			
	F	Points		0	
	5	StartXY		0	
	Bas	e setting			
	E	Base model name			QCPU User's Manual (Function
I/O assignment	F	Power model name			Explanation, Program
"O doorgninent	E	Extension cable			Fundamentals)
	5	slots		0	
	Switch settings				
	Detailed settings		· · ·		
		Error time output mode			
		H/W error time PLC operation mode			
		/O response time			
	(	Control PLC	0	0	Section 6.1.6
PLC system	Poir	nts occupied by empty slot		0	QCPU User's Manual (Function Explanation, Program Fundamentals)
	No.	of PLC	0	0	Section 6.1.1
	Ope	eration mode	Δ	0	Section 6.1.2
	Onli	ine module change <u>Note6.1</u>	Δ	Δ	Section 6.1.3
Multiple CPU	All (	CPUs can read all inputs	Δ	Δ	Section 6.1.4
settings	All (	CPUs can read all outputs	Δ	Δ	00000110.1.4
	Ref	resh setting			
	5	Send range for each PLC	Δ	0	Section 6.1.5
		PLC side devices	Δ		

#### Table6.1 Setting list for the multiple CPU and I/O Assignment

\*1:Necessity of setup column

- : Items that must be set up for multiple CPU system (operations not possible if not set up.)
- $\bigtriangleup$   $\,$  : Items that may be set up when required for multiple CPU system
- ---- : Items that are the same as single CPU system.

\*2:Necessity of same setting column

- $\odot$  : Items that must be the same settings for all CPU modules on the multiple CPU system.
- $_{\bigtriangleup}\,$  : Items that must be the same settings for all QCPUs and PC CPU module on the multiple CPU system
  - (items that do not have settings for Motion CPUs).
- ---- : Items that can be setup up individually for each CPU modules on the multiple CPU system.



For the Basic model QCPU, the online module change cannot be set.

For the High Performance model QCPU, modules cannot be changed online. To change a module online when using the Process CPU, set "Enable online module change".

OUTLINE

SYSTEM CONFIGURATION

COMMUNICATIONS BETWEEN CPU MODULES

QCPU PROCESSING TIME





### (b) For Universal model QCPU

The table 6.2 shows the PLC parameter settings that are required when the Universal model QCPU is used..

	PLC parameter	Necessity of setup <sup>*1</sup>	Necessity of same setting <sup>*2</sup>	Reference
	I/O Assignment			
	Туре		0	
	Model name			
	Points		0	
	StartXY		0	
	Base setting			QCPU User's Manual
	Base model name			(Function
I/O assignment	Power model name			Explanation, Program
" e deoiginioin	Extension cable			Fundamentals)
	slots		0	
	Switch settings			
	Detailed settings		1	
	Error time output mode			-
	H/W error time PLC operation mode			-
	I/O response time			
	Control PLC	0	0	Section 6.1.6
PLC system	Points occupied by empty slot		0	QCPU User's Manual (Function Explanation, Program Fundamentals)
	No. of PLC	0	0	Section 6.1.1
	Operation mode	$\triangle$	0	Section 6.1.2
	Multiple CPU synchronized boot-up		0	Section 6.1.7
	Online module change	Δ	0	Section 6.1.3
	All CPUs can read all inputs	$\triangle$	$\triangle$	Section 6.1.4
	All CPUs can read all outputs	$\bigtriangleup$	$\bigtriangleup$	Section 0.1.4
	Multiple CPU high speed transmission area s	setting		
Multiple CPU	Multiple CPU high speed transmission function	0	0	
settings	CPU specific send range	0	0	
	Auto refresh			Section 6.1.8
	Number of points	$\triangle$	0	
	Start			
	Advanced settings	$\triangle$	0	1
	Restricted system area <sup>*3</sup>			1
	Refresh setting	·		
	Send range for each PLC	$\bigtriangleup$	0	Section 6.1.5
	PLC side device	$\triangle$		]

\*1:Necessity of setup column

- Items that must be set up for multiple CPU system (operations not possible if not set up.)
- $\bigtriangleup$  : Items that may be set up when required for multiple CPU system
- ---- : Items that are the same as single CPU system.

\*2:Necessity of same setting column

- $_{\mbox{O}}$   $\,$  : Items that must be the same settings for all CPU modules on the multiple CPU system.
- $\bigtriangleup$  : Items that must be the same settings for all QCPUs and PC CPU module on the multiple CPU system
  - (items that do not have settings for Motion CPUs).
- ---- : Items that can be setup up individually for each CPU modules on the multiple CPU system.

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

### (3) Multiple CPU parameters check

At the time of the multiple CPU system power-on, reset or mode change from STOP to RUN of CPU No.1, or parameter change, whether the multiple CPU parameters are the same settings for all CPUs or not is checked as shown in Table 6.3 with items marked  $\bigcirc$  and  $\triangle$  in the Necessity of same setting column in Tables 6.1 and 6.2 (Consistency check between CPU modules).

#### (a) When all CPUs are the same

The multiple CPU system will be started up.

(b) When all CPUs are not the same

The operations described in Table6.3 will be performed. In this event, check the multiple CPU parameters, and set all CPUs with the same settings.

To start the multiple CPU system, reset CPU No.1 or turn off and on the multiple CPU system (power  $ON \rightarrow OFF \rightarrow ON$ ).

(For the action after CPU No.1 reset, refer to Section 3.9.)

Item		CPU No.1	CPU No.1 to 4	
When the multiple CPU system is powered on		No consistency check between CPU modules for the multiple CPU	<ul> <li>A comparison check will be run on the multiple CPU parameters of CPU No.1.</li> <li>A "PARAMETER ERROR (error code: 3012/3015)" will occur in the host CPU if they do not match.</li> </ul>	
When CPU No.1 is reset		parameters will be run.*1		
<ul> <li>When the RUN/ STOP switch has been changed from STOP to RUN.</li> <li>When parameters are written with the GX Developer</li> </ul>	When CPU in the RUN mode exist	<ul> <li>A comparison check will be run on the multiple CPU parameters of RUN- state CPU of the lowest No.</li> <li>A "PARAMETER ERROR (error code: 3012/3015)" will occur in the host CPU if they do not match.</li> </ul>		
	When CPUs in the RUN mode do not exist	<ul> <li>A comparison check will be run on the multiple CPU parameters of stopped CPU No.2.</li> <li>A "PARAMETER ERROR (error code: 3012/3015)" will occur in the host CPU if they do not match.</li> </ul>	<ul> <li>A comparison check will be run on the multiple CPU parameters of CPU No.1.</li> <li>A "PARAMETER ERROR (error code: 3012/3015)" will occur in the host CPU if they do not match.</li> </ul>	
	When a stop error occurs at CPU No.1		STOP to RUN is not allowed as a "MULTI CPU DOWN (error code: 7000)" error will occur in the host CPU. No consistency check between CPU modules.	

#### Table6.3 List of consistency check between CPUs

\* 1: The Universal model QCOU checks consistency of multiple CPU parameters among the CPU modules

A "PARAMETER ERROR (error code: 3015)" will occur in the host CPU if they do not match.

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

> > 6

# 

After multiple CPU system parameters unavailable with the Motion CPU are changed for the QCPU or PC CPU module in a multiple CPU system including a Motion CPU, be sure to reset the QCPU for CPU No.1 or turn off and on the PLC system.

Otherwise the QCPU or PC CPU module checks consistency between CPU modules with multiple CPU system parameters of the Motion CPU, causing a "PARAMETER ERROR (error code: 3012)."

# 6.1.1 Number of CPUs setting

# (1) No. of PLC

The number of CPU modules to be used on a multiple CPU system are set at the PLC parameter's "Multiple CPU settings" screen in the (PLC) Parameter dialog box.

No. of PLC ()-     No. of PLC      If the provided of th	Online module change(")  Change in the module change with another PLC.  When the online module change is enabled with another PLC, I-O status outside the group cannot be taken.  I/O sharing when using Multiple CPUs (")  All CPUs can read all inputs  All CPUs can read all outputs  Communication area setting (refresh setting)			
All station stop by stop error of PLC3     All station stop by stop error of PLC3     All station stop by stop error of PLC4     Multiple CPU synchronous startup setting(1)	Change screens         Setting 1         Set starting devices for each PLC           PLC         Send range for each PLC         PLC Side device           The auto refresh area         Caution)         Dev. starting           Point (*)         Start         End			
Target PLC No.1 No.2 No.3 No.4	No.1         0           No.2         0           No.3         0           No.4         0   Caution) Difset (HEX) from starting address of the auto refresh area. Refer to the user's manual of the each PLC about the starting address.			
(")Settings should be set as same when using multiple CPU.	The applicable device of head device is B.M.Y.D.W.R.ZR. The unit of points that send range for each PLC is word. Multiple CPU Parameter Check End Cancel			

Diagram 6.1 No. of CPUs setting screen

AUTIONS FOR F AnS SERIES

### (2) Reserving empty slot

When an empty slot is reserved for the purpose of mounting additional CPU modules in the future, set "PLC (Empty)" on the "I/O assignment" tab screen in the "(PLC) Parameter" dialog box.

For example, when setting "4" as "No. of CPUs" in use of High Performace model QCPU and reserving one of them for future use, set "CPU (Empty)" to slot 3.

Qn(H) Parameter									
PLC name PLC system PLC	ile I PLC BAS I Dev	ice   Program   Bog	t file   SEC	I/O assignment					
I/D Assignment(*)				1					
Slot Type	Model nam	e Points	StartXY ▲ 3E00						
0 /PLC No.1	-		✓ 3E00 ✓ 3E10	Switch setting					
2 PLC PLC No.3	-		✓ 3E10	Detailed setting					
3 PLC PLC(Empty)	1		✓ 3E30						
4 3(*-3)	*		-						
5 4(*-4)	•		<b>T</b>						
<u>6 5(*-5)</u>	•		<b>-</b>						
7 6(*-6)	▼	00111	<b>▼ ▼</b>						
Assigning the I/O address is not necessary as the CPU does it automatically.									
Leaving this setting blank will not cause an error to occur.									
Base setting(*)									
Base model name	Power model name	Extension cable	Slots 📤	Auto					
Main				C Detail					
Ext.Base1			<b>•</b>	C Detail					
Ext.Base2									
Ext.Base3			-	8 Slot Default					
Ext.Base4			-	12 Slot Default					
Ext.Base5			<b>• •</b>	12 Slot Default					
(*)Settings should be set as same when									
using multiple CPU. Import Multiple CPU Parameter Read PLC data									
Acknowledge XY assignment Multiple CPU settings Default Check End Cancel									

Diagram 6.2 Empty slot setting screen

# 

In the mounted CPU module of CPU No.1, errors occur caused by the following error factors (1) or (2).


- When the number of mounted CPU modules exceeds the number set with the No. of CPU settings
  - (a) When CPU No.1 is Basic model QCPU/Universal model QCPU CPU LAY ERROR (error code: 7030) occurs.
  - (b) When CPU No.1 is High Performance model QCPU or Process CPU PARAMETER ERROR (error code: 3010) occurs.
- (2) When CPU modules of which numbers are set in the No. of CPU setting are not mounted in the CPU module mounting slots
  - (a) When CPU No.1 is Basic model QCPU/Universal model QCPU CPU LAY ERROR (error code: 7031) occurs.
  - (b) When CPU No.1 is High Performance model QCPU or Process CPU PARAMETER ERROR (error code: 3010) occurs.

6-7

# 6.1.2 Operating mode setting

This is set to continue operation of other CPUs where a stopping error has not occurred when an error occurs at other than CPU No.1.

The operating mode for the CPU No.1 cannot be changed (all CPUs will suspend operations when a stop error is triggered for the CPU No.1.)  $\boxed{=}$  Section 3.10



This setting allows modules to be replaced online when the Process CPU is used.



# 6.1.4 I/O settings outside of the group

# 6.1.5 Refresh setting

This is set up to automatically refresh the device data on the multiple CPU system.  $\square P$  Section 4.1.2



For the Basic model QCPU and the Universal model QCPU (Q02UCPU), the online module change cannot be set.

For the High Performance model QCPU and the Universal model QCPU (except Q02UCPU), modules cannot be replaced online. To replace modules online when using the Process CPU, set [Enable online module change]..



CONCEPT FOR MULTIPLE CPU SYSTEM

OUTLINE

SYSTEM CONFIGURATION

MELSEG **Q** series

PRECAUTIONS FOR JSE OF ANS SERIES

STARTING UP THE MULTIPLE CPU

### 6.1.6 Control CPU settings

Sets up the control CPUs (Control PLCs) for the I/O modules and intelligent function modules mounted on the base unit in the multiple CPU system. All default settings are set to CPU No.1.

Slot	Туре	Model name	Error time output mode	H/W error time PLC operation mode	1/O response time	Control PLC (*)
	PLC No.1		-	-	-	•
			-	-	-	<b>•</b>
			•	•		· ·
	PLC No.4		-	-		~
			•	•	<u>/</u>	PLC No.1
			-	•		PLC No.1 -
			•	•		PLC No.1 -
						PLC No.1 -
						PLC No.1 -
			_			PLC No.1 - PLC No.1 -
						PLC No.1 V
						PLC No.1 -
			_			PLC No.1 -
						PLC No.1
			_		2	PLC No.1 +
	PLC PLC PLC S(*.3) 4(*.4) 5(*.6) 6(*.6) 7(*.7) 8(*.8) 9(*.9) 9(*.9) 10(*.10) 11(*.11) 12(*.12) 13(*.13) 14(*.14)	PLC         PLC No.3           PLC         PLC No.3           PLC         PLC No.4           3(*3)         Status           6(*6)         Status           7(*7)         Status           8(*8)         Status           9(*3)         Status           10(*10)         Status           12(*12)         Status	PLC         PLC No.2           PLC         PLC No.4           3(*3)         4(*4)           5(*5)         5(*5)           6(*6)         7(*7)           8(*8)         9(*9)           10(*10)         11(*11)           12(*12)         13(*13)	PLC         PLC No.2         •           PLC         PLC No.4         •           3(*3)         •         •           3(*3)         •         •           4(*4)         •         •           5(*5)         •         •           6(*6)         •         •           9(*3)         •         •           9(*8)         •         •           9(*10)         •         •           10(*10)         •         •           12(*12)         •         •	PLC         PLC No.1         •	PLC         PLC No.1         •

Diagram 6.3 Control CPU setting screen

#### 6.1.7 Multiple CPU synchronized boot-up

This is set for synchronizing the boot-up time for each CPU module. ( $\bigcirc$  Section 4.5)

#### 6.1.8 Multiple CPU high speed transmission area setting

This is set when the auto refresh is performed using the multiple CPU high speed transmission area in the multiple CPU system.

(Section 4.4)

## 

The multiple CPU synchronized boot-up and the multiple CPU high speed transmission area setting are available when the following CPU modules are used.

- Universal model QCPU (except Q02UCPU )
- Motion CPU (Q172DCPU, Q173DCPU )

6 - 9

# CHAPTER7 PRECAUTIONS FOR USE OF AnS/A SERIES MODULE

# 7.1 Precautions for use of AnS/A series compatible module

#### (1) Available I/O modules and special function modules

When the multiple CPU system is configured with the High Performance model QCPU, AnS/A series compatible I/O modules and special function modules can be used.

When the Process CPU is used together, use of the AnS/A series compatible modules is not allowed.

#### (2) Setting of control CPU

The AnS/A Series compatible I/O modules or special function modules can be controlled by only one CPU (control CPU) of High Performance QCPUs No.1 to No.4 when configuring a multiple CPU system.

The following CPU module cannot be set as the control CPU for the I/O module and special function module that are compatible with the AnS/A series.

- Universal model QCPU
- Basic model QCPU
- Process CPU
- Motion CPU
- PC CPU module

OUTLINE

SYSTEM CONFIGURATION


CONCEPT FOR MULTIPLE CPU SYSTEM



(Example) When the control CPU is setup for CPU No.2

Every slot's control CPU on which I/O modules and special function modules compatible with the AnS/A Series are mounted is set to CPU No.2.

The "PARAMETER ERROR (error code: 3009)" occurs even if only one AnS/A Series compatible I/O module or special function module has another control CPU setting, the multiple CPU system will not be started up.



CPU module 1 to 4 :CPU number (AnS/A) module 1 to 4 :Control CPU's CPU number

Diagram 7.1 Control CPU setting example for AnS/A compatible module

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

#### (3) Ranges of access to controlled and non-controlled modules

Table7.1 indicates access range to the controlled and non-controlled modules in the multiple CPU system.

Access tar	get	Controlled module	Non-controlled module the gr Disabled (Not checked)	· ·
Input (X)		0	×	×
Output (Y)	Read	0	×	×
	Write	0	×	×
Buffer memory	Read	0	×	×
Builer memory	Write	0	×	×

Table7.1 Access range to controlled module and non-con	ntrolled module
Table7.1 Access range to controlled module and non-co	ill'oneu mouule

 $\bigcirc$  : Accessible  $\times$  : FInaccessible

#### (4) Precautions for use of AnS/A series compatible modules

#### (a) Accessible device range

When the AnS series special-function modules shown in Table7.2 are used, a limitation is given to an accessible device range.

• A1SD51S, AD51-S3, AD51H-S3 type intelligent communication module

Table7.2 List of accessible	device	ranges
-----------------------------	--------	--------

Device	Accessible device range
Input (X), Output (Y)	X/Y0 to 7FF
Internal relay (M), Latch relay (L)	M0 to 8191
Link relay (B)	B0 to FFF
Timer (T)	T0 to 2047
Counter (C)	C0 to 1023
Data register (D)	D0 to 6143
Link register (W)	W0 to FFF
Annunciator (F)	F0 to 2047

#### (b) Unavailable modules

The modules shown in Table7.3 cannot be used.

Module Name	Туре
	A1SJ71LP21,A1SJ71BR11,A1SJ71QLP21,
	A1SJ71QLP21S,A1SJ71QLP21GE,A1SJ71QBR11,
MELSECNET/IO network module	AJ71LP21,AJ71LP21G,AJ71BR11,AJ71LR21,
	AJ71QLP21,AJ71QLP21S,AJ71QLP21G,
	AJ71QBR11,AJ71QLR21
MELSECNET (II) /P data link modulo	A1SJ71AP21,A1SJ71AR21,A1SJ71AT21B,
MELSECNET (II), /B data link module	AJ71AP21,AJ71AP21-S3,AJ71AR21,AJ71AT21B
	A1SJ71QE71-B2-S3(-B5-S3),
Ethernet interface module	A1SJ71E71-B2-S3(-B5-S3)
	AJ71QE71N(-B5T),AJ71E71-B2(-B5T)
Sorial communication module, computer	A1SJ71QC24(N),A1SJ71UC24-R2(-PRF),
Serial communication module, computer link module	AJ71QC24N(N),AJ71QC24N-R2(-R4),A1SJ71UC24,
link module	AJ71UC24
CC-Link master-local module	A1SJ61QBT11,A1SJ61BT11,AJ61QBT11,AJ61BT11
Modem interface module	A1SJ71CMO-S3
ME-NET interface module	A1SJ71ME81

#### (c) Modules that require instruction rewriting

Dedicated instructions included in the QnA/A series program instructions cannot be used for modules shown in Table7.4.

Rewriting them using the FROM/TO instruction is required.

#### Table7.4 List of modules that require instruction rewriting

Module Name	Туре
High apood counter modulo	A1SD61,A1SD62,A1SD62D(-S1),
High speed counter module	A1SD62E,AD61,AD61S1
MELSECNET/MINI-S3	A1SJ71PT32-S3,A1SJ71T32-S3
Desitioning module	A1SD75P1-S3(P2-S3/P3-S3),
Positioning module	AD75P1-S3(P2-S3,P3-S3)
ID module	A1SJ71ID1-R4,A1SJ71ID2-R4

#### (d) Modules which can use multidrop link function only

The computer link/multidrop link module A1SJ71UC24-R4 can use the multidrop link function only. Computer link function and printer function are not available.

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF ANS SERIES

NOL

8


# CHAPTER8 STARTING UP THE MULTIPLE CPU SYSTEM

This Chapter explains the standard start-up procedures for the multiple CPU system.

# 8.1 Flow-chart for Starting Up the Multiple CPU System

Parameters should be preset and sequence programs should be prepared in advance. (Section 8.2, Section 8.3)

For settings of the Motion CPU and the PC CPU and creation of the program, refer to the manual of each CPU module.




\* 3: For the Basic model QCPU and Universal model QCPU, it is the RUN/STOP/RESET switch.



For the Basic modPel QCPU, USB cables are not usable. For the Q02CPU, USB cables are not usable.





- \* 1: For the Basic model QCPU and Universal model QCPU, it is the RUN/RESET/STOP switch. For the Motion CPU and the PC CPU module, refer to the manual of each CPU module.
- \* 2: For the Basic model QCPU and Universal model QCPU, it is the RUN/RESET/STOP switch.

Diagram 8.1 Procedure to start multiple CPU system

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR JSE OF ANS SERIES

8

# 8.2 Setting Up the Multiple CPU System Parameters

This section explains the procedures for setting up the multiple CPU system parameters with GX Developer.

Refer to the GX Developer's operation manual for details on setting up all other parameters.

# 8.2.1 Parameter setting for the Basic model QCPU, High Paformance model QCPU, ProCess CPU

#### (1) System configuration

Diagram 8.2 shows an example procedures for setting up the multiple CPU system parameters.





Diagram 8.2 Configuration example of multiple CPU system


#### (2) Parameters required for multiple CPU system

When the multiple CPU system is used, the following parameter settings are required. Parameters of "Same setting items for each CPU module" should be set with the same settings in all CPU modules used in the multiple CPU system except some parts. (





For the Basic model QCPU, the online module change setting is not available. For the High Performance model QCPU, modules cannot be replaced online. To replace a module online when using the Process CPU, set "Enable online module change".



8 - 5

Q parameter setting		Select "Multiple CPU settings" and
PLC name [PLC system ] PLC file   PLC R4	AS Device Program Boot file SFC 1/0 assignment	display the multiple CPU setting window.
Timer limit setting	Common pointer No. P After (0-4095)	
speed ins (mis-robbins)	Common pointer No. P After (0~4095)	
speed from the (certific recent)	Points occupied by empty slot (1) 16  Points	
RUN-PAUSE contacts RUN X (X0-X1FFF)	System interrupt settings	
PAUSE X (X0-X1FFF)	Interrupt counter start No. C (0-768) Fixed scan interval	
Remote reset	128 100.0 ms (0.5ms-1000ms)	
Output mode at STOP to RUN	129 40.0 ms (0.5ms~1000ms)	
<ul> <li>Previous state</li> <li>Recalculate (output is 1 scan later)</li> </ul>	I30 20.0 ms (0.5ms-1000ms) High speed interrupt setting	
Electing point aithmatic processing	I31 10.0 ms (0.5ms-1000ms) Interrupt program / Fixed scan program setting	
Perform internal arithmetic operations in double precision	High speed execution	
Intelligent function module setting	A-PLC Use special relay / special register from SM/SD1000	
Interrupt pointer setting		
Module synchronization Synchronize intelligent module's	C Execute the process as the scene time proceeds.	
pulse up	C Specify service process time. ms (0.2ms-1000ms)	
	Specify service process     times (1-10 times)	
(*)Settings should be set as same when	C Execute it while waiting for constant scan setting.	
using multiple CPU.		
Acknowledge XY assignment	Multiple CPU settings Check End Cancel	3
	↓	
Aultiple CPU settings		
No. of PLC (*)	Online module change(*)  Enable online module change with another PLC.	
lost CPU number		
No specification 💌	I/O sharing when using Multiple CPUs (*)  All CPUs can read all incuts	
	All CPUs can read all outputs	
All station stop by stop error of PLC1	Communication area setting (refresh setting)	
All station stop by stop error of PLC2	Change screens Setting 1 💌 🗖 Set starting devices for each PLC	
All station stop by stop error of PLC3		
	PLC Send range for each PLC PLC side device PLC The auto refresh area Caution) Dev. starting	
All station stop by stop error of PLC4 Vuliple CPU synchronous startup setting(*)	PLC         The auto refresh area         Caution)         Dev. starting           Point (*)         Start         End         Start         End           No.1 <td></td>	
All station stop by stop error of PLC4      Multiple CPU synchronous startup setting(1)     arget PLC     No.1	PLC The auto refresh area Caution) Dev. starting Point (*) Start End Start End	
All station stop by stop error of PLC4     Multiple CPU synchronous startup setting(*)     arget PLC     No.1     No.2	PLC         The auto refresh area         Caution         Dex. stating           No.1         Find         Stat         End           No.2         No.3         No.4         No.4	
All station stop by stop error of PLC4     Auliple CPU synchronous startup setting(1)     arget PLC     No.1     No.2     No.3	PLC         The auto referesh area         Caution)         Dev. starting           Pont (*)         Start         End         Start         End           No.1         Image: Caution of the start	
Al atalon stop by stop error of PLC4      Mulpipe CPU symphronous startup setting(")      aget PLC     No 1     No 2     No 3     No 4      Yoe as some when	PLC         The auto refersh area         Caution)         Dex. starting           No.1         Stat         End         Stat         End           No.2         Image: State         Image: State         Image: State         Image: State           No.3         Image: State	
Al station stop by stop error of PLC4     Mikipic CPU synchronous startup setting(")     Top PLC     No1     No2     No3     No4     YSettings should be set as some when     using multiple CPU.	PLC         The auto refersh area         Caution)         Dev. starting           No.1         Stat         End         Stat         End           No.2         Image: State         Image: State <t< td=""><td></td></t<>	
Al station stop by stop error of PLC4 Milliple CPU simpleronous startup setting(*)     Taget PLC     No 1     No 2     No 4     (Settings should be set as some when     using multiple CPU.	PLC         The auto refersh area         Caution)         Dex. starting           No.1         Stat         End         Stat         End           No.2         Image: State         Image: State         Image: State         Image: State           No.3         Image: State	
Targe PLC F No1 F No2 F No3 F No3 ("Settings should be set as some when using multiple CPU.	PLC         The auto refersh area         Caution)         Dev. starting           No.1         Stat         End         Stat         End           No.2         Image: State         Image: State <t< td=""><td></td></t<>	
Al status status y stop entro of PLD4 Multiple CPU synchronous status posting(*)     Taget PLC     Na 1     Na 2     Na 2     Na 4     Na 4     (Settings: should be set as same when     aing multiple CPU.     Import Mu  uttiple CPU settings	PLC         The auto refers area         Caution)         Dex. starting           No.1         Start         End         Start         End           No.2         Image: Start         End         Start         End           No.3         Image: Starting address of the adv refersh area         Refer to the sadar address.         Starting address of the adv refersh area           Caution Offset (HEX) from starting address of the adv refersh area         Refer to the sader address.         The sadar advects is DM YD M 229.           The and oponts that send service is DM YD M 229.         The and oponts that send service advects.         End         Cancel	No. of PLC (mandatory item)
F All station station yetop entro of PLD4 Multiple CPU synchronous statup setting()     That The PLD Setting()     No 2     No 3     No 4     (Settings hould be set as some when     using multiple CPU.     Inport Mu  attiple CPU settings     of PLC ()	PLC         The auto refers area         Caution)         Dev. stating           No.1         Stat         End         Stat         End           No.2         Image: State         End         State         End           No.3         Image: State         Image: State         Image: State         End           Caution           Offset (HEX) from stating address of the address of the address of the stating address.         The state provide state address of the address.         The state provide state address of the state address.           The state provide where of the address of the state address.         The state provide state address of the state address.         The state provide state address of the state address.           The state provide state address of the state address of the state address.         End         Cancel           Infine module charge(*)         End         Cancel         End	• Set the number of CPU modules mounted
F At status stor by stop error of PLC4 Mulpic CPU synchronous storup setting()     No1     No2     No3     No3     No4     Settings should be set as some when     using mulpic CPU.     Import Mu  Ittiple CPU settings ad PLC1	PLC         The auto refersh area         Caution)         Dex. stating           No.1         Stat         End         Stat         End           No.2         Image: State         Image: State <td< td=""><td><ul> <li>Set the number of CPU modules mounted on the main base unit with the multiple CPU</li> </ul></td></td<>	<ul> <li>Set the number of CPU modules mounted on the main base unit with the multiple CPU</li> </ul>
Alt status status y stop enror of PLC4 Milple CPU synchronous statup setting()     No1     No2     No3     No3     No4     Settings should be set as some when     using multiple CPU.     Inport Mu  Altiple CPU settings od PLC ()     No specification	PLC         The auto refersh area         Caution)         Dev. starting           No.1         Start         End         Start         End           No.2         Image: Start         End         Start         End           No.2         Image: Start         Image: Start         Image: Start         End           No.2         Image: Start         Image: S	• Set the number of CPU modules mounted
Alt status status y stop enror of PLC4 Milple CPU synchronous statup setting()     No1     No2     No3     No3     No3     No4     Settings     Add be set as some when     using multiple CPU.     Inport Mu  Altiple CPU settings     od PLC ()     No settings     od PLC ()     No settings     od PLC ()     Settings     od PLC ()     Settings     Setting     Seti	PLC       The auto refersh area       Caution)       Dev. starting         No.1       Start       End       Start       End         No.2       Image: Start       End       Image: Start       End         No.3       Image: Start       End       Image: Start       End         Caution!       Oiltiet (H2G) from starting address of the core finds area       End       End         Caution!       Oiltiet (H2G) from starting address of the core finds area       End       End         The applicate downed in the starting address of the core finds area       End       End       End         The unit of points that and range for each PLC is word       End       Cancel       Image: End       End         Online module charge(*)       Endle online module charge with another PLC.       Volume the online indule charge with another PLC.       Volume the online indule charge is enabled with another PLC.         Volume the online indule charge with another PLC.       Volume the online indule charge is enabled with another PLC.       Volume the online indule charge is enabled with another PLC.         Volume the online indule charge is enabled with another PLC.       Volume the online indule the online indule charge is enabled with another PLC.         Volume the online indule charge is enabled with another indule	<ul> <li>Set the number of CPU modules mounted on the main base unit with the multiple CPU</li> </ul>
F At starts stop by stop energy of PLC4      Mitiple CPU synchronous startup setting()     No 2     No 2     No 3     No 4     No 3     No 4     No 4	PLC         The auto refersh area         Caution)         Dev. starting           No.1         Start         End         Start         End           No.2         Image: Start         End         Start         End           No.2         Image: Start         Image: Start         Image: Start         End           No.2         Image: Start         Image: S	<ul> <li>Set the number of CPU modules mounted on the main base unit with the multiple CPU</li> </ul>
F At station stop by stop enror of PLC4 Multiple CPU synchronous statup setting(*)     Find the CPU synchronous statup setting(*)     Find the CPU setting(*)     Find the CPU setting(*)     Setting should be set as some when     using multiple CPU.      Setting should be set as some when     using multiple CPU.       Setting should be set as some when     using multiple CPU.       Setting should be set as some when     using multiple CPU.       Setting should be set as some when     using multiple CPU.       Setting should be set as some when     using multiple CPU.       Setting should be set as some when     using multiple CPU.       Setting should be set as some when     Setting should be set as some wh	PLC       The auto refersh area       Caution)       Dex. starting         No.1       Start       End       Start       End         No.2       Image: Start       End       Start       End         No.2       Image: Start       End       Start       End         No.2       Image: Start       End       Image: Start       End         Caution:       Diffset (HEX) from starting address of the such or frienh areas       End to file used in memal of the easi PLC baland the staring address.         The applicable device of head device on BMX DW R/2028       The unit of points that send arous for each PLC start the staring address.         The unit of points that send arous for each PLC is word       Address and the address of the such address is address.         Ordine module charge(*)       End Cancel       End Cancel         Upwhen the online module charge with another PLC.       Vybren the online module charge is another PLC.         Vybren the online address charge sends to taken.       I//// When the online address charge sends to taken.         I/D staring when using Multiple CPUs (*)       End CHarce and all public         If All CPUs can read all outputs       End CHarce address all public	<ul> <li>Set the number of CPU modules mounted on the main base unit with the multiple CPU</li> </ul>
F At station stop by stop energy of PLC3     Midgle CPU synchronous statup setting(*)     Targer PLC     No 3     No 4     No 3     No 4     No 4     No 4     No 4     No 5     No 4     No 5     No 4     No 5     No 4     No 5     N	PLC       The auto refersh area       Caution)       Dev. starting         No.1       Start       End       Start       End         No.2       Image: Start       End       Start       End         No.2       Image: Start       End       Image: Start       End         No.2       Image: Start       End       Image: Start       End         Caution!       Other define used anomal of the cost of the acto refresh area       End to file used anomal of the cost of the define address of the acto refresh area         The applicate down of head device is BMX DW R233       The unit of points that and aroue for each FLC should be store of points device is BMX DW R233         The unit of points that and aroue for each FLC is word       Address and aroue for each FLC is word         Addle online module change with another PLC.       Volume the online module change with another PLC.         Volume the online module change with another PLC.       Volume the online module change with another PLC.         Volume the online module change is enabled with another PLC.       Volume the online module change is enabled with another PLC.         Volume the online module change is enabled with another PLC.       Volume the online module change is enabled with another PLC.         Volume the online module change is enabled with another PLC.       Volume the online module change is enabled with another PLC.         Volume the onlin	<ul> <li>Set the number of CPU modules mounted on the main base unit with the multiple CPU</li> </ul>
Al station stop by stop energy of PLC4 Multiple CPU synchronous statup setting(*)     The station stop by stop energy of PLC4     No 2     No 2     No 3     No 4     Settings should be set as same when     using multiple CPU.     Integration     Settings     S	PLC       The auto refers area Caution)       Dex. starting         No.1       Start       End       Start       End         No.2       Intel Point (1)       Start       End       Intel Point (1)         No.3       Intel Point (1)       Board (1)       Board (1)       Board (1)         Caution (1)       Office (PDA) from starting address of the addr	<ul> <li>Set the number of CPU modules mounted on the main base unit with the multiple CPU</li> </ul>
F At station stop by stop end of PLC4 Multiple CPU synchronous starup setting()     No 1     No 2     No 3     No 4     Settings     Settings	PLC       The auto refers area Caution)       Dev. stating         No.1       Stat       End       Stat       End         No.2       Image       Stat       End       Stat       End         No.2       Image       Image       Image       Image       Image         No.3       Image       Image       Image       Image       Image       Image         Caution (Image (IPCA) from starting address of the address of the address of the address of the address       Image       Ima	<ul> <li>Set the number of CPU modules mounted on the main base unit with the multiple CPU</li> </ul>
Al station stop by stop energinal of PLC4      Milple CPU sentimes     No.2	PLC       The auto reference area       Caution J       Dev. starting         No.1       Start       End       Start       End         No.2       Image: Start       End       Start       End         No.2       Image: Start       End       Image: Start       End         No.2       Image: Start       End       Image: Start       End         No.4       Image: Start       End       Image: Start       End         Caution () Unst (IEX) from starting address of the extr referent area. Brief of the use's menual of the exch FLC End the starting address.       Image: Start End       Image: Start End         The carticle device of head device is BM Y_D W FLZB. The unit of park that send recept FLC short the starting address.       Image: Start End       Image: Start End         Apple CPU Parameter       Check       End       Cancel       Image: Start End       Image: Start End         Apple CPU Parameter       Check       End       Cancel       Image: Start End       <	<ul> <li>Set the number of CPU modules mounted on the main base unit with the multiple CPU</li> </ul>
F Al station stop by stop end of PLC4     Multiple CPU synchronous statup, setting(*)     Toget PLC     No.1     No.2     No.2     No.3     No.4     Settings should be set as some when     using multiple CPU.     Into 4     Settings should be set as some when     using multiple CPU.     Into 4     Settings should be set as some when     using multiple CPU.     Into 4     Settings should be set as some when     Into 4     Settings should be set as some should be set as some should be set     Settings should be set as some should be	PLC       The auto refersh area       Caution)       Dex. starting         No.1       Start       End       Start       End         No.2       Image: Start       End       Image: Start       End         No.2       Image: Start       Image: Start       Image: Start       End         No.2       Image: Start       Image: Start       Image: Start       Image: Start       Image: Start         Caution       Other (IEX) from disting address of the acts instruction sea       Ender Start       Ender Start       Ender Start         Device of the address of the acts instruction for access IEX/LYD.W.R2P.       The and address of the acts instruction sea       Ender Start         Apple CPU Parameter       Check       End       Cancel         Online module change (*)       Ender Start       Cancel         Online module change (*)       Whan the online module change with another PLC.       Volume the online module change with another PLC.         Volume the online module change with another PLC.       Volume the online module change with another PLC.       Volume the online module change with another PLC.         Volume the online module change with another PLC.       Volume the online module change with another PLC.       Volume the online module change with another PLC.         Volume the online module change with another PLC.       Volume the online m	<ul> <li>Set the number of CPU modules mounted on the main base unit with the multiple CPU</li> </ul>
Al station stop by stop end of PLO4     Multiple CPU synchronous statup setting()     No2     No3     No4     No4     No5     No4     No5     No4     No5     No4     No5     No5	PLC       The auto refersh area: Caution)       Dev. stating         No.1       Stat       End       Stat       End         No.2       Image: State       End       State       End         No.3       Image: State       Image: State       Image: State       Image: State       Image: State         Caution ()       Other (HCX) from staring address of the address of the address of the state in packets.       The action of the state in packets.       The action of the state in packets.         The action of the state in packet in the state in packets.       The action of the state in packets.       The action of the state in packets.         The action of the state in packet in the state in packet.       End       Cancel         The action of the state in packet in the state in packet.       End       Cancel         The action of the state in packet in the state in packet.       End       Cancel         The action ondule charge in enabled with another PLC.       The action ondule charge in enabled with another PLC.       Of the action of the action on action of the actio	<ul> <li>Set the number of CPU modules mounted on the main base unit with the multiple CPU</li> </ul>
Al attain stop by stop end of PLC4     Multiple CPU synchronous statup setting(*)     Tager PLC     No.2     No.2     No.2     No.3     No.4     No.2     No.4     Synchronous statup setting(*)     No.2     No.4     Synchronous statup setting(*)     No.4     Synchronous statup setting(*)     No.4     Synchronous statup setting(*)     No.4     Synchronous statup setting(*)     Synchronous statup setting(*)	PLC       The auto refera area       Caution J       Dev. starting         No.1       Start       End       Start       End         No.2       Image: Start       End       Start       End         No.2       Image: Start       End       Image: Start       End         No.2       Image: Start       Image: Start       Image: Start       Image: Start         No.4       Image: Start       Image: Start       Image: Start       Image: Start       Image: Start         Caution ()       Other NEXP       Image: Start       Image:	Set the number of CPU modules mounted on the main base unit with the multiple CPU



Since the number of CPU modules that can be mounted is up to 3 when using the basic model QCPU, do not set to "4".

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM


COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF ANS SERIES MODULE

8



## **POINT**

When replacing a module online, set all CPU modules on the multiple CPU system to "Enable online module change".



For the Basic model QCPU, the online module change setting is not available. For the High Performance model QCPU, modules cannot be replaced online. To replace a module online when using the Process CPU, set "Enable online module change".

8.2 Setting Up the Multiple CPU System Parameters 8.2.1 Parameter setting for the Basic model QCPU,High Paformance model QCPU,ProCess CPU STARTING UP THE MULTIPLE CPU SYSTEM

MELSEG Q series

(.	Tom previous page)
ultiple CPU settings	
	Dnline module change(*) Enable online module change with another PLC.
No. of PLC 4	When the online module change is enabled with another PLC,
Host CPU number	I-O status outside the group cannot be taken.
No specification	I/O sharing when using Multiple CPUs (*) All CPUs can read all inputs
Operating mode (*)	All CPUs can read all outputs
nor operation mode at the stop of LC	Communication area setting (refresh setting)
All station stop by stop error of PLC2	
All station stop by stop error of PLC3	Change screens Setting 4 💌 🗆 Set starting devices for each PLC
All station stop by stop error of PLC4	PLC Auto refresh area Caution) Dev. starting D100
(ultiple CPU synchronous startup setting(*)	Point (*) Start End Start End
arget PLC No.1	No.1         8         0000         0007         D100         D107           No.2         20         0000         0013         D108         D127
No.2	No.3 6 0000 0005 D128 D133 No.4 2 0000 0001 D134 D135
No 3	
No.4	Caution) Offset (HEX) from starting address of the auto refresh area. Refer to the user's manual of the each PLC about the starting address.
Settings should be set as same when	The applicable device of head device is B,M,Y,D,W,R,ZR.
using multiple CPU.	The unit of points of CPU specific send range is word.
 Import Multin	ple CPU Parameter Check End Cancel
	*
parameter setting	
PLC name PLC system PLC file PLC RAS	Device Program Boot file SFC 1//D assignment
Timer limit setting	
Low 100 ms (1ms-1000ms)	Common pointer No. P After (0-4095)
High 10.0 ms (0.1ms-100ms)	
speed PUISE contacts	Points occupied by empty slot (*) 16   Points
RUN X (X0-X1FFF)	System interrupt settings
	Interrupt counter start No. C (0768)
PAUSE X (XD-X1FFF)	Fixed scan interval
Latch data backup operation valid contact-	128 100.0 ms (0.5ms-1000ms)
Device	129 40.0 ms (0.5ms-1000ms)
Remote reset	130 20.0 ms (0.5ms1000ms) High speed
C Allow	I31 10.0 ms (0.5ms-1000ms) interrupt setting
Output mode at STOP to RUN	
Previous state	Interrupt program / Fixed scan program setting High speed execution
C Recalculate (output is 1 scan later)	APLC
Floating point arithmetic processing Perform internal arithmetic operations in	Use special relay / special register from SM/SD1000
double precision	
Intelligent function module setting	Service processing setting C Execute the process as the
Interrupt pointer setting	scan time proceeds.
Module synchronization	C Specify service process time. ms (0.2ms-1000ms)
I Synchronize intelligent module's pulse up	Specify service process     execution counts.     times (1-10 times)
(*)Settings should be set as same when	C Execute it while waiting for constant scan setting.
using multiple CPU.	
Acknowledge XY assignment	Multiple CPU settings Default Check End Cancel
Acknowledge AT assignment	volupie CPU settings Delaur Cneck End Cancel
	*
oarameter setting	le la constante de la constante
LC name PLC system PLC file PLC RAS	Device Program Boot file SFC 1/0 assignment
I/O Assignment(*)	
Slot Type Mode	el name Points StartXY -
0 PLC PLC No.1   1 PLC PLC No.2	3E00 Switch setting     3E10
2 PLC PLC No.3 💌	
3 PLC PLC(Empty) -	√7 ¥ 3E30
4 3(*-3) Empty ▼ € 5 4(*-4) Input ▼	
6 5(55) Output	16points V
7 6(*-6) Input 💌	16points 👻 💌
Assigning the 170 address is not hecessary Leaving this setting blank will not cause an	
Base setting(*)	
	Base mode
Base model name Power model	• Auto
Main Evt Reve1	C Detail
Ext.Base1 Ext.Base2	• • • • • • • • • • • • • • • • • • •
Ext.Base3	8 Slot Default
Ext.Base4 Ext.Base5	12 Slot Default
Ext Base6	<b>v</b>
Ext Base7	v
PISattions should be act to come with the	
(*)Settings should be set as same when using multiple CPU.	Import Multiple CPU Parameter Read PLC data
Acknowledge XY assignment	fultiple CPU settings Default Check End Cancel

(To next page)

#### (From provious page)

Refresh settings (option)

- · With change of settings, 4 settings from setting
- 1 to setting can be made.
  After setting, select "Setting completed" and close the multiple CPU setting window.

Select "I/O assignment" and display the I/O assignment setting window.

I/O assignment (option)

- · Select the slot to "PLC (empty)" that does not mount the CPU module for each type.
- · Select the type of each module from the pulldown menu.
- · Select "Detailed setting" on the I/O assignment setting window and display the detail setting window.




Diagram 8.4 Parameter setting procedure for new multiple CPU system creation



Since the number of CPU modules that can be mounted is up to 3 when using the basic model QCPU, do not select "PLC No.4".



For the Basic model QCPU or the Process CPU, using the AnS/A series compatible I/O modules and special function modules is not allowed.

8.2 Setting Up the Multiple CPU System Parameters 8.2.1 Parameter setting for the Basic model QCPU, High Paformance model QCPU, ProCess CPU OUTLINE

QCPU PROCESSING TIME

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF ANS SERIES MODULE


8

DPC

# Start Start-up of GX Developer Refer to the operating manual of GX Developer. Open the PLC parameter setting window for PLC system [PLC file [PLC RAS ] Device [Program ] Boot file [SFC ] 1/0 assignment ] the parameter of GX Developer. Select "Multiple CPU settings" and display the multiple CPU setting window. Label Comment Ackn End Cance Carry-over of multiple CPU setting Itiple CPL tof PLC (\*) = · Click "Import Multiple CPU Parameter". Г No. of PLC device PLC The applicable device of head device is B,M,Y,D,W,R,ZF The unit of points that send range for each PLC is word. (\*)Settings should be set as using multiple CPU. Import Multiple CPU Parameter End Cancel (To next page)

#### (4) Reusing preset multiple CPU parameters

8 - 10



8


8 - 11

(From previous page)

MELSEG **Q** series

PLC name PLC system PLC	Device Program	Boot file S	FC   1/0 a	issignment		
Acknowledge XY assignment	fultiple CPU settings	Default	Check	End	Cancel	]
parameter setting PLC name   PLC system   PLC lile   PLC RAS	Device Program	Boot file S	FC [1/0 a	ssignment		
Timer limit setting Low 100 ms (1ms~1000ms) High 10.00 ms (0.01ms~1000ms)	Common pointer f	No. P	Afte	er (04095)		
speed         Image: Control Control           RUN-PAUSE contracts         RUN-XIFFF)           PAUSE X         R0-XIFFF)           Latch data backup operation valid contract         Device           Device         Image: Control Control	129 40.0 ms	ettings start No. C	()- 10ms)	<b>•</b> Poir	"LE	]
Remote reset Allow Output mode at STOP to RUN G Previous state C Recalculate (output is 1 scan later)	131 10.0 ms Interrupt program		10ms)	High speed nterrupt settin	g	
Floating point arithmetic processing Perform internal arithmetic operations in double precision	A-PLC Use special ro Service processir					
Intelligent function module setting Interrupt pointer setting Module synchronization	<ul> <li>Execute the processing of the proce</li></ul>	process as th ceeds. ce process tir	_		0.2ms-1000m	
Synchronize intelligent module's pulse up (*)Settings should be set as same when using multiple CPU.	C Specify servic execution co C Execute it wh	unts.	constant sc		es (1-10 times	
Acknowledge XY assignment M	ultiple CPLL settings	Default	Check	End	Cancel	

Select "PLC system" and display the PLC system setting window.



(To next page)

(From previous page)

# MELSEC Q series

Timer limi Low		: (1ms100	Oms)	Common	oointer No.	P		After	(04095)	2	
speed High speed		(0.01ms		Points oc	cupied by e	empty slo	e (9 [	16	▼ Point	\$	
RUN-PAI	JSE contact	\$		System in	terrupt setti	inas					
RUN × PAUSE >	-	(X0-X1 (X0-X1			counter sta an interval			(076			
Latch dai	, ta backup op	neration val	d contact	128 100		).5ms10	100me1				
Device	•			129 40.		).5ms10					
Remote r	eset			130 20. 131 10.		).5ms10 ).5ms10					
	ode at STOP	to RUN		· · ·							
<ul> <li>Previo</li> <li>Recal</li> </ul>	ous state Iculate (outpu	utis 1 scan	later)	☐ High	program / F		nprogra	an setting			
- Perfor				A-PLC Use s				er from SM			
	t function mo	idule settini		Service p	rocessing s	etting		40	_		
	rupt pointer :			<ul> <li>Exec scan</li> </ul>	ute the pro time proce	cess as t eds.	the	10	%		
					ify service		time.		ms (C	1.2ms-1000m	)
	inchronizatio ironize intelliç		/s pulse up	C Spec	ify service	process			time	s (1-10 times)	
*)Settings	should be se ultiple CPU.				ution count ute it while		ior const	ant scan			
	TRANSITION	ugo ni us	ignment Mu	iltiple CPU s	ettings	Default	Ch	eck	End	Cancel	
	er setting		ignment   Mu		ţ					Cancel	(
.C name	e <b>r setting</b> PLC system	n   PLC file	PLC RAS	Device P	ogram   Br	oot file	SFC			Cancel	(
.C name I/O Assign	PLC system	n   PLC file		Device P	ţ	pot file   s St	SFC	[//0 assi	mment	Cancel	(
C name I/O Assign	PLC system	n <b>PLC file</b> Type No.1 ▼ No.2 ▼	PLC RAS	Device P	ogram   Br	oot file	SFC 3E00 3E10	[//D assi	nment	Cancel	(
C name VO Assign 0 PLC 1 PLC 2 PLC	PLC system	n PLC file Type No.1 ↓ No.2 ↓ No.3 ↓	PLC RAS	Device P	ogram   Br	s St	SFC 3E00 3E10 3E20	[//D assi	mment	Cancel	(
C name	PLC system ment(*) Slot PLC PLC PLC PLC	Type No.1 V No.2 V No.3 V (Empty) V	PLC RAS	Device P	ogram   Bi	s St v	SFC 3E00 3E10	[//D assi	nment	Cancel	(
C name //O Assign 0 PLC 1 PLC 2 PLC 3 PLC 4 3(%3 5 4(%4	er setting PLC system ment(*) Slot PLC PLC PLC PLC PLC S) Emp H	Type No.1 ▼ No.2 ▼ No.3 ▼ ity ▼ ity ▼	PLC RAS	Device P	ogram   B-	s St v	SFC 3E00 3E10 3E20	[//D assi	nment	Cancel	(
LC name 1/0 Assign 0 PLC 1 PLC 2 PLC 3 PLC 3 PLC 4 3(%3 5 4(%4 6 5(%5	PLC system           mment(*)           PLC           PLC	Type No.1 + No.2 + No.3 + (Empty) + ty + tt +	PLC RAS	Device P	ogram   Bi	s St v v v	SFC 3E00 3E10 3E20	[//D assi	nment	Cancel	
C name //D Assign 0 PLC 1 PLC 2 PLC 3 PLC 3 PLC 4 3(*3 5 4(*4 6 5(*5 7 6(*6 Assigni	er setting PLC system ment(*) Slot PLC PLC PLC PLC PLC PLC PLC PLC	Type No.1 V (Empty) V ty V ddress is ma	PLC RAS	Device P name	ogram B Point 16points 16points 16points	s St v v v v	SFC 3E00 3E20 3E30	[//D assi	nment	Cancel	(
C name //O Assign 0 PLC 1 PLC 2 PLC 3 PLC 3 PLC 4 31%3 5 41%4 6 51%5 7 61%6 Assigni Leaviny	PLC system meen(*) PLC system PLC PLC PLC PLC PLC PLC PLC PLC	Type No.1 V (Empty) V ty V ddress is ma	PLC RAS   Model	Device P name	ogram B Point 16points 16points 16points	s St v v v v	SFC 3E00 3E20 3E30	Swite Detail	nment	Cancel	
C name //O Assign 0 PLC 1 PLC 2 PLC 3 PLC 4 30°3 5 40°-4 5 40°-6 5 40°-6 8 50°-6 8	PLC system meen(*) PLC system PLC PLC PLC PLC PLC PLC PLC PLC	Type No.1 • No.2 • No.3 • (Empty) • ty • tt • ddress is no blank will r	PLC RAS	Device P name s the CPU d	ogram B Point 16points 16points 16points 16points	s St v v v v	SFC ar(XY) * 3E00 3E10 3E20 3E30 ,	Switc Detail Detail	nment	E	ĺ
C name //O Assign 0 PLC 1 PLC 2 PLC 2 PLC 2 PLC 3 PLC 4 3(**3 5 4(**2 6 5(**5 7 6(**6 Assigni Leavin; Base setti Main	PLC system ment(*) Slot PLC PLC PLC PLC PLC PLC PLC PLC	Type No.1 • No.2 • No.3 • (Empty) • ty • tt • ddress is no blank will r	PLC RAS	Device P name s the CPU d	ogram Bi Points 16points 16points 16points 16points 16points	s Stit	SFC ar(XY) * 3E00 3E10 3E20 3E30 ,	Switc Detail Detail	nment	Cancel	(
C name           //O Assign           0         PLC           1         PLC           2         PLC           3         PLC           4         31*3           5         4(*4           6         5**5           7         6(**6           Assigni         Leaving           Base setti         Main           ixt.Base1         xt.Base2	PLC system mment(*) Slot PLC PLC PLC PLC PLC PLC PLC PLC	Type No.1 • No.2 • No.3 • (Empty) • ty • tt • ddress is no blank will r	PLC RAS	Device P name s the CPU d	ogram Bi Points 16points 16points 16points 16points 16points	s St 	SFC 3E100 3E100 3E200 3E300 • • •	I/O assist Detail E Base © A C D	nment	E	
C name //O Assign 0 PLC 1 PLC 2 PLC 3 PLC 4 3(**2 5 4(**2 6 5(*5 7 6(*6 Assigni Leavin; Base setti Main xt.Base1 xt.Base3 xt.Base3	PLC system mment(*) Slot PLC PLC PLC PLC PLC PLC PLC PLC	Type No.1 • No.2 • No.3 • (Empty) • ty • tt • ddress is no blank will r	PLC RAS	Device P name s the CPU d	ogram Bi Points 16points 16points 16points 16points 16points	s Sti 	SFC ar(b)(Y) + 3E10 3E20 3E30 * *	I/O assi Detail Base C A Solot	nment	Cancel	
C name //D Assign //D Assign //D Assign //D PLC //D PL	er setting PLC system ment(') Slot PLC PLC PLC PLC PLC PLC PLC PLC	Type No.1 • No.2 • No.3 • (Empty) • ty • tt • ddress is no blank will r	PLC RAS	Device P name s the CPU d	ogram Bi Points 16points 16points 16points 16points 16points	soot file	SFC 3E100 3E100 3E200 3E300 • • •	I/O assi Detail Base C A Solot	nment	Cancel	
C name //D Assign 0 PLC 1 PLC 2 PLC 2 PLC 2 PLC 2 PLC 4 31%2 4 31%2 7 6(% K Base 8 Base setti Main Main Main K Base 2 K Base 3 K	PLC system ment(') Slot PLC PLC PLC PLC PLC PLC PLC PLC	Type No.1 • No.2 • No.3 • (Empty) • ty • tt • ddress is no blank will r	PLC RAS	Device P name s the CPU d	ogram Bi Points 16points 16points 16points 16points 16points	s State	SFC 3E00 3E10 3E20 3E20 4 4 4 4 4 4 4 4 4 4 4 4 4	I/O assi Detail Base C A Solot	nment	Cancel	
C name //D Assign 0 PLC 1 PLC 2 PLC 2 PLC 2 PLC 2 PLC 4 31%2 4 31%2 7 6(% K Base 8 Base setti Main Main Main K Base 2 K Base 3 K	PLC system ment(') Slot PLC PLC PLC PLC PLC PLC PLC PLC	Type No.1 • No.2 • No.3 • (Empty) • ty • tt • ddress is no blank will r	PLC RAS	Device P name s the CPU d	ogram Bi Points 16points 16points 16points 16points 16points	s State	SFC 3E00 3E10 3E20 3E30 * *	I/O assi Detail Base C A Solot	nment	Cancel	
C name //D Assign //D Assign //D Assign //D Assign //D Assign // 1 PLC // 2 PLC // 3 PLC // 3 PLC // 4 31*3 // 5 41*** // 4 31*3 // 5 41*** // 4 31*3 // 5 41*** // 4 31*3 // 5 41*** // 4 31*3 // 1 Assign // 1 A	PLC system ment(') Slot PLC PLC PLC PLC PLC PLC PLC PLC	Tupe IND.1 + V ND.2 + V ND.3 + V ND.4 + V	PLC RAS	Device   P name a the CPU d s	ogram Bi Points 16points 16points 16points 16points 16points	s Store	SFC au0.Y	I/O assi Detail Base C A C D B Slot	mment   h setting   d setting   ] ] ] ] ] ] ] ] ] ] ] ] ] ] ] ] ] ] ]	Cancel	

Select "I/O assignment" and display the I/O assignment setting window.

Check the I/O assignment settings and basic settings in the I/O assignment setting window. Select "Detailed setting" and display the detail setting window.


QCPU PROCESSING TIME

6

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

OUTLINE

MULTIPL SYSTEM



Check settings of the control CPU.

Diagram 8.5 Parameter setting procedure for reusing multiple CPU system parameters

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

# 8.2.2 Parameter setting for the Universal model QCPU

#### (1) System configuration

Diagram 8.2 shows an example procedures for setting up the multiple CPU system parameters.




Diagram 8.6 Configuration example of multiple CPU system


8

#### (2) Parameters required for multiple CPU system

When the multiple CPU system is used, the following parameter settings are required. Parameters of "Same setting items for each CPU module" should be set with the same settings in all CPU modules used in the multiple CPU system except some parts. ( $\Box = S$  Section 6.1)

Multiple CPU setting	No. of PLC	
-	Operation mode	
_	Multiple CPU synchronous startup setting	
-	Online module change	
-	I/O sharing when using Multiple CPUs	Multiple CPU high speed transmission
-	Multiple CPU high speed transmission area setting	Send range each PLC
		Auto refresh setting
		Start
		Advanced setting System area
	Refresh setting	Send range each PLC
		PLC side device
I/O assignment	I/O Assignment	Detail settings :  Control PLC
L	Basic setting	slots
PLC system	Points occupied by empty slot	
		setting items ing items for each CPU module

Diagram 8.7 List of parameters required for multiple CPU system





No. of PLC (mandatory item) • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • No. of PLC (mandatory item) • Set the number of CPU models • Set the number of the multiple CPU system • Set the number of the multiple CPU system • Set the number of the multiple CPU system • Set the number of the multiple CPU system • Set the number of the multiple CPU system • Set the number of the multiple CPU system • Set the number of the multiple CPU system • Set the number of the multiple CPU system • Set the number of the multiple CPU system • Set the number of the multiple CPU system • Set the number of the multiple	PLC name PLC system PLC file PLC	RAS Device Program Boot file SFC 1//0 assignment	display the multiple CPU setting window.
No. of PLC (mandatory item) • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of CPU modules mounted on the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP system. • Set the number of the multiple CP	Low 100 mr (1ms-1000ms)	Common pointer No. P After (0-4095)	
Where is calculated and the set of	High 10.00 ms (0.01ms-100ms)		
Whether is the set of th	speed		
Weight Studies       Intervieweigt	RUN X (X0-X1FFF)		
With the set of the set		Fixed scan interval	
Image: A start of the star			
No. of PLC (mandatory item)	Output mode at STOP to RUN		
No. of PLC (mandatory item) Another provide rest of the		interrunt setting	
No. of PLC (mandatory item) • Set the number of CPU modules mounted on the multiple CP • Set the number of CPU modules mounted on the multiple CP • Set the number of CPU modules mounted on the multiple CP • Set the number of CPU modules mounted on the multiple CP • Set the number of CPU modules mounted on the multiple CP • Set the number of CPU modules mounted on the multiple CP • Set the number of CPU modules mounted on the multiple CP • Set the number of CPU modules mounted on the multiple CP • Set the number of CPU modules mounted on the multiple CP • Set the number of CPU modules mounted on the multiple CP • Set the number of CPU number • Set the number o	Floating point arithmetic processing		
No. of PLC (mandatory item) Another white wh	Perform internal arithmetic operations in double precision		
No. of PLC (mandatory item) Set the number of CPU modules mounted on the multiple CPU modules mounted on the main base unit with the multiple CPU modules mounted on the main ba			
Provide realized by retrained and the real of the source of the	Interrupt pointer setting		
Set of the number of CPU modules mounted on the multiple CPU system. Note of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of CPU modules mounted on the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. Set of the number of the multiple CPU system. S	Synchronize intelligent module's	Execute the process as the scan time proceeds.	
Number Of CPU       Other works of loading         If a band but to and or of CPU       If a band but to and or of CPU         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and but to and or of CPU in works       If a band but to and but to an	using multiple CPU.	execution counts.	
Number Of CPU       Other works of loading         If a band but to and or of CPU       If a band but to and or of CPU         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and or of CPU in works       If a band but to and or of CPU in works         If a band but to and but to and or of CPU in works       If a band but to and but to an			
We dtC       Finde order model a charge with anothe PEC         We dtC       We dtC the charge and dtark with anothe PEC         We dtC       We dtark with anothe state dtarge and dtark with anothe PEC         We dtarge dtarge and dtarge the dtarge and dtarge		Grime module change[1	
Not provide the stop of			
Image: Provide and a problement of the stop of Provide	Host CPU number		on the main base unit with the multiple CF
Canadian control of the star o	,		system.
At advance to by store or of FLG         Note         Photo       Advance advance         At advance to by store or of FLG         Note       Common to by store or of FLG         Note <td< td=""><td></td><td></td><td></td></td<>			
All address should be set as some where the provide CPU and the set as as as where the provide CPU and the set as aset where	Al station stop by stop error of PLC1		
Altered and point on and PLC4       Incomparing the public on and and the state as more when the order of and the state as mor			
Target F12       Import S1	All station stop by stop error of PLC4	PLC User setting area Auto refresh	
Who is the set as same when       Integrate of the set as same when         Whitighe CPU settings       Integrate of the set as same when         Whitighe CPU settings       Integrate of the set as same when         Whitighe CPU settings       Integrate of the set as same when         Whitighe CPU settings       Integrate of the set as same when         Whitighe CPU settings       Integrate of the set as same when         No of PLC (*)       Integrate model change (*)         No of PLC (*)       The the model change (*)         No of PLC (*)       The the model change (*)         No of PLC (*)       The the model change (*)         No of PLC (*)       The the model change (*)         No of PLC (*)       The the model change (*)         No of PLC (*)       The the model change (*)         No of PLC (*)       The the model change (*)         Attack on the the proof PLC (*)       The t		No.1	
In 0.2       In 0.4         In 0.4       Total         In 0.4       End         In 0.4       EPU pack	💌 No.1	No.2	
Image: Status of the status status period       Image: Status of the s		No.4	
(*) Bettings should be set as same when using multiple CPU.       Import Multiple CPU Parameter       Check       End       Cancel         Multiple CPU settings       Import Multiple CPU Parameter       Check       End       Cancel         Multiple CPU settings       Import Multiple CPU Parameter       Check       End       Cancel         Multiple CPU settings       Import Multiple CPU Parameter       Import Pa			
Autiple CPU settings No d PLC No d No de Ne error of PLC No d	")Settings should be set as same when using multiple CPU.	Total points Autoreresh setting Assignment continuation	
No. of PLC 4       Indian code charge with another PLC.         No. of PLC 4       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.         Indian code charge with another PLC.       Indian code charge with another PLC.	Import N	tuibple CPU Parameter Check End Cancel	
No dPLC <ul> <li>Endde online modde charge with andher PLC.</li> <li>When tPC number</li> <li>PC Not</li> <li>To take order be taken.</li> </ul> Setting is required when checking the h CPU take. <li>CPU take.</li>			Host CPU number
Heta CPU number       In them control model. The top of the		Enable online module change with another PLC.	· Setting is required when checking the h
Image: Note 1       Image: Note 1<		I-D status outside the group cannot be taken.	
Update and mode 1 the stop of PLC ✓ All station stop by stop enc of PLC ✓ Notifie CPU specific communication area setting (persist 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
Image: Communication area setting (Communication area setting (Fertersh : ))         Image: Communication area setting (Communication area setting (Fertersh : ))         Image: Communication area setting (Communication area setting (Fertersh : ))         Image: Communication area setting (Communication area setting (Fertersh : ))         Image: Communication area setting (Fertersh : ))			
✓ Al station stop by stop enror of PLC2     ✓ Use multiple CPU light speed communication       ✓ Al station stop by stop enror of PLC3     ✓ Use multiple CPU spechronous statup seting(*)       ✓ Al station stop by stop enror of PLC3     ✓ Use multiple CPU spechronous statup seting(*)       Multiple CPU spechronous statup seting(*)     No.1       No.2     3/USE3       ✓ No.3     ✓ Advanced seting(*)       ✓ No.3     ✓ Advanced seting(*)       ✓ No.4     3/USE3       ✓ No.4     3/USE3       ✓ No.4     1/USE3       ✓ No.4     1/USE       <			
Alt status status per per series of PLC4         PLC         User setting status is testing and status testing and status is testing an	All station stop by stop error of PLC2	Use multiple CPU high speed communication	
Multiple CPU synchronous startup setting[']         Ionif Ni No. 10 point Start         End         point Start         End           Taget PLC         No.1         30480         30261         3000         153001         0		CPU specific send range(*)     User setting area Auto refresh	
Nager CLC         No.2         3/U/E1         3072 (61000)         (61307)         0            Vo.2         No.3         3/U/E2         3/072 (61000)         61307)         0            Vo.2         No.4         3/U/E2         3/072 (61000)         61307)         0            Vo.3         Vo.4         3/U/E2         3/072 (61000)         61307)         0            Vo.3         Vo.4         3/U/E2         3/072 (61000)         61307)         0	Multiple CPU synchronous startup setting(*)	point(K) I/D No. point Start End point Start End	
IV No.2     No.4     3 U3E3     3072 G10000     G13071     0        IV No.3     Image: Constraint of the set as same when using multiple CPU.     Image: Constraint of the set as same when using multiple CPU.     Image: Constraint of the set as same when using multiple CPU.	Target PLC	No.2 3 U3E1 3072 G10000 G13071 0	
Image: Constraint of the set as same when using multiple CPU.     Total     Table Table Set as same when using multiple CPU.     Assignment continuation	₩ No.2	No.4         3 U3E3         3072 G10000 G13071         0	
(Settings should be set as same when using multiple CPU.     I of al     LAX prefix a Multiple the set as same when using multiple CPU.     Assignment continuation			
uring multiple CPU.			
Import Multiple CPU Parameter Check End Cancel	using multiple CPU.	The total number of points is up to 1.2%	
	Import F	Aultiple CPU Parameter Check End Cancel	]
(To post page)		(To next page)	

(From previous page)

Select if all CPUs are stopped/operated for


Operating mode (option)



SYSTEM CONFIGURATION




QCPU PROCESSING TIME



(From previous page)

No. of PLC 4





(To next page)

The number of points setting in Send range for each PLC

- Set the number of points to be sent/received among CPU modules.
- Set them within the following number of points.

No. of PLC	Setting range
2	0 to 14k points
3	0 to 13k points
4	0 to 12k points

Set 0 point for the following CPU modules: High Performance model QCPU Process CPU PC CPU module

Auto refresh setting (Option)

- Set devices and the number of points for data communication with auto refresh among CPU modules.
- The number of points in the table below is occupied with one point in the auto refresh area.

Device	Occupied points				
X,Y,M,L,B,SM,SB	16 points				
D,W,R,ZR,SD,SW	1 point				

 Set them by the number of CPUs (Selection among CPU No.1 to CPU No.4) set on the Multiple CPU settings.
 After the settings, select the "End" button to


close the Auto refresh settings window.

Communication area setting (refresh setting)

- Setting is required when performing communication with the following CPU modules.
  - · High Performance model QCPU
  - Process CPU
  - · PC CPU module

• After setting, select "Setting completed" and close the multiple CPU setting window.

#### (From previous page)



Select "I/O assignment" and display the I/O assignment setting window.

1/01	Assignmen	Tune	_			_	0	1	
0	Slot PLC	PLC No.1	<b>.</b>	Model name	Point	s •	StartXY A	Switch settir	-1
1	PLC		Ť		_	Ŧ	3E10	Switch settir	19
2	PLC		-			Ŧ	3E 20	Detailed setti	na
3	PLC	PLC(Empty)		~		Ŧ	3E 30	L	13
4	3[*-3]	Input	+ 5		16points	+	0200		
5	4(×-4)	Output	- -	-	16points	+			
6	51*-51	Input	-		16points	+			
	6(*-6)	Output	-		16points	*			
Ext.B Ext.B	ain Iase1 Iase2					-	• •	C Detail	
	lase3 lase4		+			-	* *	a slot Derault	
	lase4 lase5		+			+		12 Slot Defaul	t
	ase6		1			-	- -		-
							+		
ExtB	lase7								



- I/O assignment (option)
- Select the slot to "PLC (empty)" that does not mount the CPU module for each type.
- Select the type of each module from the pulldown menu.
- · Select "Detailed setting" on the I/O assignment setting window and display the detail setting window.

MELSEG **Q** series

-

8


(From previous page) ↓											
Intelligent function module detailed setting											
Slot Type Model name Error time H/W error time PLC 1/0 response Control PLC (*)											
	PLC	PLC No.1			-		Ŧ		•	-	
	PLC	PLC No.2		<u> </u>	-		•		•	<b>v</b>	
2 PLC PLC No.3 • • • •											
3 PLC PLC(Empty)											
4 3(*.3) Input • 10ms • PLC No.1 •											
	4(*-4)	Output		Clear	-		•	10	•	PLC No.1 -	
	5(*-5) c(*-c)	Input		Class	-		•	10ms	▼ ▼	PLC No.1 - PLC No.1 -	
	6(*-6) 7(* 7)	Output		Clear	-	Chan	•				
	3 7(°-7) Intelli. Clear ▼ Stop ▼ ▼ PLC No.1 ▼										
	1 8(*-8) Input										
10         9(*-9)         Output         Clear         ▼         ▼         PLC No.1         ▼           11         10(*-10)         Intelli.         Clear         ▼         Stop         ▼         PLC No.1         ▼											
	11(×-11)	Tricolli.		Cical	Ť	Stop	Ť			PLC No.1 -	
	12(*-12)				Ŧ		÷		Ŧ	PLC No.1 -	
	13(*-13)			<u> </u>	-		-		-	PLC No.1 -	
	14(*-14)				-		+		-	PLC No.1 -	
(*)settings should be set as same when using multiple CPU. End Cancel											
Set parameters for non-multiple CPU system.											
Write set parameters in the hard disk/floppy disk.											
			Co	mple	ete	d	)				


Control PLC (mandatory item) · Select control CPU (PLC No. 1 to PLC No. 4) for each slot.

Diagram 8.8 Parameter setting procedure for new multiple CPU system creation

OUTLINE

# 8.2.3 Reusing preset multiple CPU parameters





When "OK" is selected, the multiple CPU setting and the I/O assignment setting data are read from the specified project and the data is overwritten.

Check the multiple CPU settings.

When changing a device in auto refresh setting, select "Auto refresh" and input a device number to

(Items with \* should have the same settings for each

After checking the multiple CPU settings or completion of correction, select "END" and close the multiple CPU setting window.

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

> > 6

Select "PLC system" and display the PLC system setting window.	<pre>Rtownedge.rt argumer @bg100 to the prove freedom 1910 is 00 argumers i</pre>	(F	rom previous page)	
PLC name       FLC Reg       PLC Ref       PLC Ref	PLC name P	PLC name PLC system PLC He PLC RAS		
	↓ (To next page)	PLC name PLC system PLC file PLC RAS	Common pointer No. P       After       (0-4095)         Points occupied by empty sol: (*)       16       Points         System interrupt settings:       Interrupt counter start No. C       (0-758)         Fried scient interrupt       Interrupt counter start No. C       (0-758)         128       1000 ms       (0.5ms-1000ms)         130       20.0 ms       (0.5ms-1000ms)         131       10.0 ms       (0.5ms-1000ms)         High speed       interrupt setting         Interrupt program / Fixed icces program setting       Interrupt setting         Service processing setting       10       %         Service process ins.       ms       ms         Specily envice process ins.       ms       ms       10.2ms-1000ms)         Specily envice process ins.       ms       ms       11.0 times)         Execute it while waiting for constark scan setting.       Execute it while waiting for constark is can setting.	

8 - 25

LC	name PLC :	ystem PLC	file	CRAS Device F	Program Bo	ot file	SFC	1/0 as:	signmen	Į,		
										- 8		
Tin Lov spe		g ms (1ms-	1000n	Common	pointer No.	P		After	(04	(095)		
Hig spe		ms (0.01r	ns10	is) Points o	ccupied by e	mptv sloi	en [	16	-	Points		
RU PAI	IN-PAUSE co N X USE X USE X tch data back vice	(×0- (×0-	×1FFI ×1FFI valid	Interrup Fixed so			, 00ms)	(07	68)			
	mote reset Allow			130 20	1116 (0	.5ms10						
Ou	tput mode at	STOP to RU	N			.5ms10		_			1	
	Previous stat			Interrupt	program / Fi	xed scar	n progra	m settin	g			
C	Recalculate	(output is 1 s	can la	) 🗆 High	speed exect	ution						
									M/SD1			
Inte	elligent functi	on module se	tting		processing s cute the proc		ne	10	_	%		
	Interrupt po	inter setting		scar	n time procee	eds.			_	-		
Мо	dule synchror	ization		C Spe	cify service p	rocess t	me.			ms (0.2	2ms-1000	Oms)
	Synchronize		dule's		cify service p oution counts					times	(1-10 tim	es)
	ettings should sing multiple ( Ack				cute it while u settings	vaiting to )efault	Chi		n setting End		Cancel	
					Ţ							
ara	meter sett	ing										
.C n	ame PLC s	ystem PLC	file   F	C RAS Device F	rogram Bo	ot file   S	FC	1/0 ass	ignmen	1		
/0/	Assignment(*) Slot	Type		Model name	Points	G1-	rtXY 🔺	1				
0	PLC		-	modername	- Olites		E00		ch setti	na		
1	PLC	PLC No.2	-			-	Æ10			-		
2	PLC		-				Æ20	Deta	iled sett	ng	3	~
3	PLC	PLC(Empty)			1Certist		3E 30				5	/
4	3(*-3)	Input Output	<b>-</b>		16points 16points	*						
5	5(*-5)	Input	-		16points	+	_	E	7			
5					16points	+		1 9	-			
*	6(*-6)	Output	-		Toponics	*						

C Detail

Import Multiple CPU Parameter Read PLC data

Acknowledge XY assignment Multiple CPU settings Default Check End Cancel


(To next page)

Select "I/O assignment" and display the I/O assignment setting window.

Check the I/O assignment settings and basic settings in the I/O assignment setting window. Select "Detailed setting" and display the detail setting window.

(From previous page) ↓

(\*)Settings should be set as using multiple CPU.



Check settings of the control CPU.

MELSEG **Q** series

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

> > 6

Diagram 8.9 Parameter setting procedure for reusing multiple CPU system parameters

# 8.3 Communication program example using auto refresh

PC (GX Developer) CPU 0 2 3 4 5 6 1 7 -Slot number Power supply module A/D D/A n Performance model QCPU Input Outp Input Outpu High Performance model QCPU X/Y20 to X/Y2F X/Y30 to X/Y3F Y10 to Y1F X40 to X4F Y50 to Y5F to XF High Ś Nu 2 2 2 Control CPU :

This section explains a program example in the following system configuration given in Diagram 8.10 and assignment of the data communications between CPU modules.

Diagram 8.10 Configuration example of multiple CPU system

#### 8.3.1 Program example for the Basic model QCPU High Performance model QCPU and Process CPU

#### (1) I/O assignment and auto refresh settings

I/O assignment of each module and setting example of the auto refresh area are shown in Diagram 8.11.

For the I/O assignment settings, refer to Section 3.3. For the auto refresh area settings, refer to Section 4.1.4)

Q para	parameter setting												
	PLC name   PLC system   PLC He   PLC PAS   Device   Program   Boot He   SFC   1/0 assignment												
	Slot Type Model name Points StartXY A												
0	PLC	iot	PLC No.1	-	modernam	<u> </u>	TORK	-	3E00		Switch setting		
1	PLC		PLC No.2	-				-	3E10				
2	1(0-1	1	Input	-			16points	*			Detailed setting		
3	210-2	í	Output	-			16points	-					
4	3(0-3	1	Input	-			16points	*					
5	4(0-4	-]	Input	-			16points	-					
6	5(0-5	)	Input	-			16points	-					
7	6(0-6	1	Output	-			16points	-		-			
Le	Assigning the I/O address is not necessay as the CPU does it automatically. Leaving this setting blank will not cause an error to occur. Base setting <sup>1</sup>												
	Base model name Power model name Extension cable Slots												
	ain							8			Detail		
ExtE									-				
ExtE								_	*				
ExtE								_	*		8 Slot Default		
ExtE								-	-		12 Slot Default		
ExtE								-	-				
ExtE								-	-				
Exte	Ext Base7												
	(')Settings should be set as same when Import Multiple CPU Parameter Read PLC data using multiple CPU.												
		Ackr	iowledge XY	assigr	ment Multiple	CPU s	ettings	Defa	ult C	heo	sk End	Cancel	

Diagram 8.11 I/O assignment settings of each module

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM

COMMUNICATIONS BETWEEN CPU MODULES

> QCPU PROCESSING TIME

> > 6

PARAMETER ADDED FOR MULTIPLE CPU SYSTEM

PRECAUTIONS FOR USE OF ANS SERIES MODULE

8

Change screens Setting 1 🔽 🔽 Set starting devices for each PLC									
Send range for each PLC PLC side device									
PLC	The auto	refresh area	Caution)	Dev. starting	DO				
	Point (*)	Start	End	Start	End				
No.1	32	0000	001F	DO	D31				
No.2	32	0000	001F	D32	D63				
No.3									
No.4									

Change :	Change screens Setting 2 💌 🔲 Set starting devices for each PLC								
	Send range for each PLC PLC side device								
PLC	The auto	refresh area	Caution)	Dev. starting	MO				
	Point (*)	Start	End	Start	End				
No.1	2	0020	0021	MO	M31				
No.2	2	0020	0021	M32	M63				
No.3									
No.4									

Diagram 8.12 Auto refresh area settings


#### (2) Example of bit & word data transmission from CPU No. 1 to No. 2

Table8.1 Auto refresh devices used in each CPU module								
Auto refresh devices used in CPU No. 1 Auto refresh devices used in CPU No. 2								
M0	МО							
D0,D1	D0,D1							

#### Program example

Program by which bit and word data are sent from CPU No. 1 to CPU No. 2

#### CPU No. 1



#### CPU No. 2




Diagram 8.13 Program example for sending bit and word data from CPU No. 1 to CPU No. 2

OUTLINE

SYSTEM CONFIGURATION

QCPU PROCESSING TIME

8

#### (3) Example of continuous data transmission from CPU No. 1 to No. 2


Tables.2 Auto refresh devices used in each module	
Auto refresh devices used in CPU No. 1	Auto refresh devices used in CPU No. 2
D10 to D18	D10 to D18
	M40

Table 9.9 Auto refresh devises used in each medule

For handshake in CPU Nos. 1 and 2, refer to Section 4.1.2.

#### Program example

Program by which data are continuously stored from CPU No. 1 to CPU No. 2



# CPU No. 1

8.3 Communication program example using auto refresh 8.3.1 Program example for the Basic model QCPU High Performance model QCPU and Process CPU

### (4) Write/read using user setting area of shared memory by program

### (a) Memory addresses for auto refresh setting to user setting area In the auto refresh setting, make same settings for CPU No. 1 and CPU No. 2.

Change :	screens Se	tting 1 💌	🔲 Set star	ting devices fo	r each PLC
	Send	range for eacl	h PLC	PLC sid	le device
Change s PLC No.1 No.2 No.3 No.4	The auto	refresh area	Caution)	Dev. starting	DO
	Point (*)	Start	End	Start	End
No.1	32	0000	001F	DO	D31
No.2	32	0000	001F	D32	D63
No.3					
No.4					

Change :	screens Se	tting 2 💌	🔲 Set star	ting devices fo	r each PLC
	Send	range for eac	h PLC	PLC sid	le device
PLC	The auto	refresh area	Caution)	Dev. starting	MO
	Point (*)	Start	End	Start	End
No.1	2	0020	0021	MO	M31
No.2	2	0020	0021	M32	M63
No.3					
No.4					

Diagram 8.15 Auto refresh setting (same settings)

The auto refresh area occupies the area from setting 1 and setting 2 to memory address of 0800H to 0821H.

Therefore, the user setting area is in a range from 0822H to 0FFFH.

(Section 4.1.1)




Diagram 8.16 Range of auto refresh area and user setting area


(b) Program example of continuous data writing/reading using the user setting area from CPU No. 2 to CPU No. 1


Table8.3 Auto refresh devices used in each CPU module

Auto refresh device used in CPU No. 2	Auto refresh device used in CPU No. 1
M63	M31

Program example

Program by which data are continuously written/read using the user setting area from the CPU module of CPU No. 2 to the CPU module of CPU No. 1.





8 - 33

QCPU PROCESSING TIME

USE (

MELSEG Q series

CPU No. 2

read

completed

### 8.3.2 Program example for the Universal model QCPU

This section explains a program example in the following system configuration given in Diagram 8.10 and assignment of the data communications between CPU modules.




Diagram 8.18 Configuration example of multiple CPU system

### (1) I/O assignment and auto refresh settings

I/O assignment of each module and setting example of the auto refresh area are shown in Diagram 8.11.

For the I/O assignment settings, refer to Section 3.3. For the auto refresh area settings, refer to Section 4.1.4)

aran	neter	setting											1
Cina	me l F	PLC system   PLC	Re IPICB	as I Devi	ice   Proc	ram 18o	ot fi	- LSEC	170	assignment			
.c nu	ine fr	CC system [1 CC	ne preenv	- Incu	ice frites	nam Too	0.11	s fore		o designment			
/0 A:	ssignm	ient(*)							_				
	Slo		M	odel name	e	Points		StartXY	*				
	PLC	PLC No.1	-		_		Ŧ	3E00		Switch setting			
	PLC	PLC No.2	*				Ŧ	3E10					
	1(0-1)	Input	*			6points	•			Detailed setting			
	2(0-2)	Output	-			6points	-						
	3(0-3)	Input	-			6points -	-						
	4(0-4)	Input	-			6points	-	<u> </u>					
	5(0-5)	Input	-			6points	+	<u> </u>					
	6(0-6)	Output	-			6points	*		•				
		the I/O address i				s it autom	atic	ally.					
Lea	sving t	his setting blank v	vill not cause	an error ti	o occur.								
lase	setting	0											
	- 1		1				T.			Base mode			
		Base model name	Power mod	iel name	Extensio	in cable	1	ilots		C Auto			
Mai	in l						1	· •		Detail			
xt.Ba							亡	<u> </u>		Se Decai			
xt.Ba							t	-					
xt.Ba							+	-	8	Slot Default			
xt Ba							+		-				
xt.Ba			1				+	Ť	13	2 Slot Default			
xt.Ba			1				+	Ť	-				
xt.Ba			1				+	<b>-</b>					
inc b to	erest		1	1									
		should be set as : ultiple CPU.	same when	Imp	oort Multip	le CPU P	aran	neter	Re	ad PLC data			
us	sing in	aopie cr o.											
		Acknowledge Xir		[]	CPU sett		)efa		heck	End	Cancel	1	

Diagram 8.19 I/O assignment settings of each module

#### Setting of CPU No.1

DIGN. 4	1
PLC No.1	PLU No.2

		- precino					
1			Auto refresh		Send range for ea	ach PLC (USEOV)	
	No.	point(*)	Start	End	Start	End	
	1		MO	M31	G17134	G17135	
	2	32	DO	D31	G17136	G17167	
	3						
	4						
	5						
	6						
	7						

PLC No.1 PLC No.2

		Auto refresh		Send range for e	ach PLC (U3E1\)
No.	point(*)	Start	End	Start	End
1	2	M32	M63	G17134	G17135
2	32	D32	D63	G17136	G17167
3					
4					
5					
6					
- 7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
	X,Y,M,L,B,	able devices of st D,W,R,ZR,SM,SI the point is word.	d,SB,SW.		

Setting	of	CPU	No.2
---------	----	-----	------

	PLC N	o.1   PL	C No	.2								
				Auto refre	sh			Send range	for e	ach PLC (U3B	E0\)	
	No.	poin		Start		End		Start		End		
	1	-		MO		M31		G17134		G17135		
	2		32	DO		D31		G17136		G17167		
	4											-
	5											-
	6											
	7						_		_		_	
PLC	No.1	PLC No	.2									
			A	uto refresh			Sen	d range for e	ach F	PLC (U3E1\)		
No	). p	oint(*)		Start		End		Start		End		
1			M32		M63	·	G17		G17			
2		32	D32		D63		G17	136	G17	167		
4			<u> </u>									
5												
6												
7												
8												
9	_											
10												
12												
13												
14	l.											
15												
16	à										-	
	Tł X,	ne applic Y,M,L,B	able ,D,W	devices of st ,R,ZR,SM,SI	art de D,SB,	evice are ,SW.						
	Tł	ne unit o	f the j	point is word.								

Diagram 8.20 Auto refresh area setting

OUTLINE

SYSTEM CONFIGURATION

CONCEPT FOR MULTIPLE CPU SYSTEM



STARTIN MULTIPL SYSTEM


### (2) Example of bit & word data transmission from CPU No. 1 to No. 2

Table8.4 Auto refresh device	es used in each CPU module
Auto refresh devices used in CPU No. 1	Auto refresh devices used in CPU No. 2
M0	МО
D0,D1	D0,D1

#### Program example

Program by which bit and word data are sent from CPU No. 1 to CPU No. 2

#### CPU No. 1



### CPU No. 2




Diagram 8.21 Program example for sending bit and word data from CPU No. 1 to CPU No. 2

MELSEG **Q** series

OUTLINE

SYSTEM CONFIGURATION

QCPU PROCESSING TIME

USE (

8


### (3) Example of continuous data transmission from CPU No. 1 to No. 2

Table8.5 Auto refresh dev	lices used in each module
Auto refresh devices used in CPU No. 1	Auto refresh devices used in CPU No. 2
D10 to D18	D10 to D18
01010018	M40

For handshake in CPU Nos. 1 and 2, refer to Section 4.1.2.

#### Program example

Program by which data are continuously stored from CPU No. 1 to CPU No. 2



### CPU No. 1


### (4) Write/read using user setting area of shared memory by program

(a) Memory addresses for auto refresh setting to user setting area In the auto refresh setting, make same settings for CPU No. 1 and CPU No. 2.

PLC	No.1 PLC No	0.2				PL	C No.1 PL	C No.2					
		Auto rel			ge for each PLC (U3E0\)		No. poin		efresh art	End	Send rang Star	je foreach PLC (UC t End	
N:		Star M0	t Er M31	d Sta G17134	art End G17135		No. poin 1	2 M0		M31	G17134	G17135	_
2		DO	D31	G17136	G17167		2	32 D0		D31	G17136	G17167	
3		<u> </u>					3						_
4							5						_
E	5						6						
7		1					7 I 1 PLC No	2					
No.1	PLC No.2					PLU NO	I FLUND						
		uto refresh			r each PLC (U3E1\) 🔺			Auto refres	h			each PLC (U3E1\)	1 🔺
D.	point(*)	Start	End	Start	End	No.	point(*)	Start M32	M63	End	Start G17134	End G17135	
-	2 M32 32 D32		M63 D63	G17134 G17136	G17135 G17167	2		D32	D63		G17134	G17167	-
T	32 0 32		200	un7130	GITTOT	3							-
	ï					4							
						5							
						6							
·						7							
:						8							
						9			_				_
						10			_				-
1 2						12							-
2						13							-
4						14							-
5						15							
5					-	16							•
	The applicable X,Y,M,L,B,D,W	devices of /,R,ZR,SM,	start device are SD,SB,SW.				The applic X,Y,M,L,B,	able devices o D,W,R,ZR,SN	of start de M,SD,SB,	vice are SW.			

Diagram 8.23 Auto refresh setting (same settings)

User free area will be from 3E0\G10000 for CPU No.1 and from 3E1\G10000 for CPU No.2.



# (5) Program example of continuous data writing/reading using the user setting area from CPU No. 2 to CPU No. 1

MELSEG **Q** series


OUTLINE

SYSTEM CONFIGURATION

Auto refresh device used in CPU No. 2	Auto refresh device used in CPU No. 1
M63	M31

Program example

Program by which data are continuously written/read using the user setting area from the CPU module of CPU No. 2 to the CPU module of CPU No. 1.



## APPENDICES

## Appendix 1 Transportation Precautions

When transporting lithium batteries, make sure to treat them based on the transport regulations.

### Appendix 1.1 Controlled models

The batteries for the QCPU (including memory cards) are classified as follows:

Product name	Model	Product supply status	Classification for transportation
Battery Battery	Q8BAT Q8BAT-SET	Lithium battery (assembled battery) Lithium battery (assembled battery)	Dangerous
Battery Battery	Q7BAT Q7BAT-SET	+ Q8BAT connection cable Lithium battery Lithium battery with holder	goods
Battery Memory card battery	Q6BAT Q2MEM-BAT	Lithium battery Lithium coin battery	
	Q2MEM-1MBS Q2MEM-2MBS Q3MEM-4MBS	Packed with lithium coin battery (Q2MEM-BAT) Packed with lithium coin battery	Non dongoroup
Memory card	Q3MEM-4MBS Q3MEM-4MBS	(Q3MEM-BAT) Packed with lithium coin battery	Non-dangerous goods
	SET Q3MEM-8MBS- SET	(Q3MEM-BAT) + Memory card protective cover	

#### TableApp.1 List of models for restricted transportation

### Appendix 1.2 Transport guidelines

Comply with IATA Dangerous Goods Regulations, IMDG code and the local transport regulations when transporting products after unpacking or repacking, while Mitsubishi ships products with packages to comply with the transport regulations. Also, contact the transporters.

MELSEC	Q
	series

Μ	e	m	0
			v

Memo	
	DICES
	NDFX
	<u>&lt;</u>
	_
	_

## INDEX

## [A]

• •
A series A-19
A series power supply module
Access range of GX Developer 3-25
Access with instruction using link direct device . 3-24
AnS series A-19
AnS series power supply module
Auto refresh 4-9
Auto refresh area 4-3,4-7
Auto refresh setting 4-11,6-8

## [B]

Base unit
Extension base unit
Main base unit
Redundant base unit A-20
Redundant extension base unit
Redundant main base unit A-20
Slim type main base unit A-20
Basic model QCPU

## [C]

Communication between multiple CPUs with
dedicated instructions 4-51
Communication using CPU shared memory by
program 4-38
Communication with instructions dedicated to
communication
Communication with motion CPU 4-49,4-51
Communication with PC CPU module 4-53
Communications with instructions dedicated to motion
CPU 4-2,4-49
Consistency check between CPU modules 6-5
Control CPU A-21
Control CPU settings 6-9
Controlled module A-21
CPU shared memory 4-3
Auto refresh using CPU shared memory 4-8
Communication using CPU shared memory by
program 4-38

## [E]

r_1
Extension base unit A-20
[F]
Factors for prolonged scan time
Flow-chart
Flow-chart for starting up the multiple CPU system
Reusing preset multiple CPU settings and I/O
assignment
When creating a new multiple CPU system
Function version

## [G]

GOT A-21	
GX Configurator 2-47	
GX Developer A-19,2-46	

## [H]

High Performance model QCPU	A-19
Host CPU operation information area	4-3,4-6

## [I]

I/O number assignment 3-14	ŀ
I/O settings outside of the group 3-17,6-8	5
Instructions dedicated to communication between	I.
multiple CPUs 4-51	
Instructions dedicated to motion CPU 4-49	)
Intelligent function module device 4-39	)

## [L]

Link direct device		3-24
--------------------	--	------

## [M]

Main base unit	A-20
Maximum number of extension units	2-4,2-8
Mounting position	3-1
Multiple CPU settings	6-1

## [N]

Network modules	 									2-49
No. of CPU setting	 									. 6-6
Non-control CPU	 									A-21
Non-controlled module	 									A-21
Note6.2	 									. 6-2

## [0]

Online module change 2-4	5
Online module change setting 6-	8
Operating mode at stop error 3-30,6-	8
Operating mode setting 6-	8
Operation for CPU module stop error 3-3	

## [P]

Precautions for system configuration.	A-7 App-1 A-5 .A-19 5-1 ,8-37 user 9,8-39 0,8-36
[Q]	
Q series . Q series power supply module . Q3 B . Q3 RB . Q3 SB . Q5 B . Q6 B . Q6 RB . QA1S6 B. QA6ADP+A5 B/A6 B . QA6 B .	A-20 A-19 A-19 A-19 A-19 A-19 A-19 A-19 A-20 A-20
(B)	
[R]         Read instruction.         Reducing processing time.         Redundant system         Redundant base unit.         Redundant CPU.         Redundant extension base unit.         Redundant main base unit.         Redundant power supply module         Refresh setting         4-1         Resetting the multiple CPU system.         3-28         Restricted system area	. 5-10 . A-20 . A-19 . A-20 . A-20 . A-20 1,6-8 5,3-29
[S] S(P).CHGA S(P).CHGT S(P).CHGV S(P).DDRD S(P).DDRD S(P).DDWR S(P).SFCS S(P).SVST S.GINT Serial number Slim type main base unit Slim type main base unit Slim type power supply module. System configuration Configurable device and available software Configuration of peripheral devices Precautions for system configuration. System recovery procedure.	. 4-49 . 4-51 . 4-51 . 4-51 . 4-49 . 4-53 . 2-43 . A-20 . A-20 . A-20 . 2-42 . 2-38 . 2-49

## [U]

User setting area		4-3,4-7
-------------------	--	---------

## [W]

## WARRANTY

Please confirm the following product warranty details before using this product.

### 1. Gratis Warranty Term and Gratis Warranty Range

If any faults or defects (hereinafter "Failure") found to be the responsibility of Mitsubishi occurs during use of the product within the gratis warranty term, the product shall be repaired at no cost via the sales representative or Mitsubishi Service Company. However, if repairs are required onsite at domestic or overseas location, expenses to send an engineer will be solely at the customer's discretion. Mitsubishi shall not be held responsible for any re-commissioning, maintenance, or testing on-site that involves replacement of the failed module.

### [Gratis Warranty Term]

The gratis warranty term of the product shall be for one year after the date of purchase or delivery to a designated place. Note that after manufacture and shipment from Mitsubishi, the maximum distribution period shall be six (6) months, and the longest gratis warranty term after manufacturing shall be eighteen (18) months. The gratis warranty term of repair parts shall not exceed the gratis warranty term before repairs.

### [Gratis Warranty Range]

- (1) The range shall be limited to normal use within the usage state, usage methods and usage environment, etc., which follow the conditions and precautions, etc., given in the instruction manual, user's manual and caution labels on the product.
- (2) Even within the gratis warranty term, repairs shall be charged for in the following cases.
  - 1. Failure occurring from inappropriate storage or handling, carelessness or negligence by the user. Failure caused by the user's hardware or software design.
  - 2. Failure caused by unapproved modifications, etc., to the product by the user.
  - 3. When the Mitsubishi product is assembled into a user's device, Failure that could have been avoided if functions or structures, judged as necessary in the legal safety measures the user's device is subject to or as necessary by industry standards, had been provided.
  - 4. Failure that could have been avoided if consumable parts (battery, backlight, fuse, etc.) designated in the instruction manual had been correctly serviced or replaced.
  - 5. Failure caused by external irresistible forces such as fires or abnormal voltages, and Failure caused by force majeure such as earthquakes, lightning, wind and water damage.
  - 6. Failure caused by reasons unpredictable by scientific technology standards at time of shipment from Mitsubishi.
  - 7. Any other failure found not to be the responsibility of Mitsubishi or that admitted not to be so by the user.

### 2. Onerous repair term after discontinuation of production

- (1) Mitsubishi shall accept onerous product repairs for seven (7) years after production of the product is discontinued.
  - Discontinuation of production shall be notified with Mitsubishi Technical Bulletins, etc.
- (2) Product supply (including repair parts) is not available after production is discontinued.

#### 3. Overseas service

Overseas, repairs shall be accepted by Mitsubishi's local overseas FA Center. Note that the repair conditions at each FA Center may differ.

### 4. Exclusion of loss in opportunity and secondary loss from warranty liability

Regardless of the gratis warranty term, Mitsubishi shall not be liable for compensation of damages caused by any cause found not to be the responsibility of Mitsubishi, loss in opportunity, lost profits incurred to the user by Failures of Mitsubishi products, special damages and secondary damages whether foreseeable or not, compensation for accidents, and compensation for damages to products other than Mitsubishi products, replacement by the user, maintenance of on-site equipment, start-up test run and other tasks.

### 5. Changes in product specifications

The specifications given in the catalogs, manuals or technical documents are subject to change without prior notice.

### 6. Product application

- (1) In using the Mitsubishi MELSEC programmable logic controller, the usage conditions shall be that the application will not lead to a major accident even if any problem or fault should occur in the programmable logic controller device, and that backup and fail-safe functions are systematically provided outside of the device for any problem or fault.
- (2) The Mitsubishi programmable logic controller has been designed and manufactured for applications in general industries, etc. Thus, applications in which the public could be affected such as in nuclear power plants and other power plants operated by respective power companies, and applications in which a special quality assurance system is required, such as for Railway companies or Public service purposes shall be excluded from the programmable logic controller applications.

In addition, applications in which human life or property that could be greatly affected, such as in aircraft, medical applications, incineration and fuel devices, manned transportation, equipment for recreation and amusement, and safety devices, shall also be excluded from the programmable logic controller range of applications.

However, in certain cases, some applications may be possible, providing the user consults their local Mitsubishi representative outlining the special requirements of the project, and providing that all parties concerned agree to the special circumstances, solely at the users discretion.

## QCPU

User's Manual (Multiple CPU System)

QCPU-U-MA-E

MODEL

MODEL CODE 13JR75

SH(NA)-080485ENG-E(0708)MEE

## MITSUBISHI ELECTRIC CORPORATION

HEAD OFFICE : TOKYO BUILDING, 2-7-3 MARUNOUCHI, CHIYODA-KU, TOKYO 100-8310, JAPAN NAGOYA WORKS : 1-14 , YADA-MINAMI 5-CHOME , HIGASHI-KU, NAGOYA , JAPAN

When exported from Japan, this manual does not require application to the Ministry of Economy, Trade and Industry for service transaction permission.



KAZAKHSTAN

RUSSIA

RUSSIA

ISRAEL

ISRAEL

SOUTH AFRICA

	HEADQUARTERS
EUROPE	MITSUBISHI ELECTRIC EUROPE B.V. German Branch Gothaer Straße 8 <b>D-40880 Ratingen</b>
	Phone: +49 (0)2102 / 486-0 Fax: +49 (0)2102 / 486-1120
FRANCE	MITSUBISHI ELECTRIC EUROPE B.V. French Branch 25, Boulevard des Bouvets F-92741 Nanterre Cedex Phone: +33 (0)1 / 55 68 55 68
	Fax: +33 (0)1 / 55 68 57 57
IRELAND	MITSUBISHI ELECTRIC EUROPE B.V. Irish Branch Westgate Business Park, Ballymount
	<b>IRL-Dublin 24</b> Phone: +353 (0)1 4198800 Fax: +353 (0)1 4198890
ITALY	MITSUBISHI ELECTRIC EUROPE B.V. Italian Branch Viale Colleoni 7 I-20041 Agrate Brianza (MI) Phone: +39 039 / 60 53 1 Fax: +39 039 / 60 53 312
JAPAN	MITSUBISHI ELECTRIC CORPORATION Office Tower "Z" 14 F 8-12,1 chome, Harumi Chuo-Ku Tokyo 104-6212 Phone: +81 3 622 160 60 Fax: +81 3 622 160 75
UK	MITSUBISHI ELECTRIC EUROPE B.V. UK Branch Travellers Lane UK-Hatfield, Herts. AL10 8XB Phone: +44 (0)1707 / 27 61 00 Fax: +44 (0)1707 / 27 69 5
SPAIN	MITSUBISHI ELECTRIC EUROPE B.V. Spanish Branch Carretera de Rubí 76-80
ceiona)	<b>E-08190 Sant Cugat del Vallés (Ba</b> Phone: +34 93 / 565 3131 Fax: +34 93 / 589 1579
USA	MITSUBISHI ELECTRIC AUTOMATION 500 Corporate Woods Parkway Vernon Hills, IL 60061 Phone: +1 847 478 21 00

П

GEVA	ENTATIVES
Wiener Straße 89	AUSTRIA
AT-2500 Baden	
Phone: +43 (0)2252 / 85 55 20	
Fax: +43 (0)2252 / 488 60	BELARUS
) 2017 2017 2017 2017 2017 2017 2017 2017	
BY-220030 Minsk	
Phone: +375 (0)17 / 210 46 26 Fax: +375 (0)17 / 210 46 26	
Koning & Hartman B.V.	BELGIUM
ndustrial Solutions	DELGIOM
Woluwelaan 31	
<b>BE-1800 Vilvoorde</b> Phone: +32 (0)2 / 257 02 40	
Fax: +32 (0)2 / 257 02 49	
AKHNATON	BULGARIA
4 Andrej Ljapchev Blvd. Pb 21	
<b>BG-1756 Sofia</b> Phone: +359 (0)2 / 97 44 05 8	
Fax: +359 (0)2 / 97 44 06 1	
NEA CR d.o.o.	CROATIA
∟osinjska 4 a H <b>R-10000 Zagreb</b>	
Phone: +385 (0)1 / 36 940 - 01/	-02/ -03
ax: +385 (0)1 / 36 940 - 03	
AutoCont Control Systems, s.r.o.	CZECH REPUBLIC
elinkova 59/3 <b>CZ-721 00 Ostrava Svinov</b>	
Phone: +420 (0)59 / 5691 150	
ax: +420 (0)59 / 5691 199	
AutoCont Control Systems, s.r.o.	CZECH REPUBLIC
Fechnologická 374/6 <b>CZ-708 00 Ostrava - Pustkove</b>	<i>,</i>
Phone: +420 595 691 150	C C
Fax: +420 595 691 199	
B:TECH, a.s.	CZECH REPUBLIC
Na Ostrove 84 CZ - 58001 Havlickuv Brod	
Phone: +420 (0)569 / 408 841	
Fax: +420 (0)569 / 408 889	
B:TECH, a.s.	CZECH REPUBLIC
Headoffice J Borové 69	
Phone: +420 569 777 777	
Phone: +420 569 777 777 Fax: +420 569 777 778	DENMADK
Phone: +420 569 777 777 Fax: +420 569 777 778 Beijer Electronics A/S	DENMARK
Phone: +420 569 777 777 Fax: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 DK-2750 Ballerup	DENMARK
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S .autruphoj 1-3 D <b>K-2750 Ballerup</b> Phone: +45 (0)70 / 26 46 46	DENMARK
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S .autruphoj 1-3 D <b>K-2750 Ballerup</b> Phone: +45 (0)70 / 26 46 46 fax: +45 (0)70 / 26 48 48	
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S autruphoj 1-3 DK-2750 Ballerup Hone: +45 (0)70 / 26 46 46 Fax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ	DENMARK
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S .autruphoj 1-3 D <b>K-2750 Ballerup</b> Phone: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Pärnu mnt.160i E <b>E-11317 Tallinn</b>	
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S .autruphoj 1-3 <b>DK-2750 Ballerup</b> Phone: +45 (0)70 / 26 46 46 ax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Pärnu mnt. 160 Pärnu mnt. 160 Phone: +372 (0)6 / 51 81 40	
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 D <b>K-2750 Ballerup</b> Phone: +45 (0)70 / 26 46 46 ax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Päru mnt.160i <b>Et-11317 Tallinn</b> Phone: +372 (0)6 / 51 81 40 ax: +372 (0)6 / 51 81 49	ESTONIA
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S autruphoj 1-3 DK-2750 Ballerup Phone: +45 (0)70 / 26 46 46 ax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Pairnu mnt.160i EE-11317 Tallinn Phone: +372 (0)6 / 51 81 40 ax: +372 (0)6 / 51 81 49 Beijer Electronics OY	
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S .autruphoj 1-3 D <b>K-2750 Ballerup</b> Phone: +45 (0)70 / 26 46 46 ax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Pärnu mnt.160i <b>Et-11317 Tallinn</b> Phone: +372 (0)6 / 51 81 40 ax: +372 (0)6 / 51 81 49 Beijer Electronics OY laakonkatu 2 FIN-01620 Vantaa	ESTONIA
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 DNC- <b>2750 Ballerup</b> Phone: +45 (0)70 / 26 46 46 ax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Päruu mnt.160i <b>Ete-11317 Tallinn</b> Phone: +372 (0)6 / 51 81 40 ax: +372 (0)6 / 51 81 49 Beijer Electronics OY Iaakonkatu 2 FilN- <b>01620 Vantaa</b> Phone: +358 (0)207 / 463 500	ESTONIA
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 DNC- <b>2750 Ballerup</b> Phone: +45 (0)70 / 26 46 46 ax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Pärnu mnt.160i <b>Ete-11317 Tallinn</b> Phone: +372 (0)6 / 51 81 40 ax: +372 (0)6 / 51 81 49 Beijer Electronics OY Iaakonkatu 2 Beijer Electronics OY Iaakonkatu 2 Phone: +358 (0)207 / 463 500 fax: +358 (0)207 / 463 501	ESTONIA FINLAND
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S autruphoj 1-3 D <b>K-2750 Ballerup</b> Phone: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Bärnu mnt.160i <b>EE-11317 Tallinn</b> Phone: +372 (0)6 / 51 81 40 Fax: +372 (0)6 / 51 81 49 Beijer Electronics OY Iaakonkatu 2 <b>FIN-01620 Vantaa</b> Phone: +358 (0)207 / 463 500 Fax: +358 (0)207 / 463 501 JTECO A.B.E.E.	ESTONIA
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S .autruphoj 1-3 Do <b>k-2750 Ballerup</b> Phone: +45 (0)70 / 26 46 46 ax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Pärnu mnt.160i <b>Et-11317 Tallinn</b> Phone: +372 (0)6 / 51 81 40 Finoe: +372 (0)6 / 51 81 49 Beijer Electronics OY Iaakonkatu 2 FIN-01620 Vantaa Phone: +358 (0)207 / 463 500 Fax: +358 (0)207 / 463 501 JTECO A.B.E.E. 5, Mavrogenous Str. <b>SR-18542 Piraeus</b>	ESTONIA FINLAND
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 DNc- <b>2750 Ballerup</b> Phone: +45 (0)70 / 26 46 46 ax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Päru umt.160i <b>Ete-11317 Tallinn</b> Phone: +372 (0)6 / 51 81 40 ax: +372 (0)6 / 51 81 49 Beijer Electronics OY Jaakonkatu 2 FIN- <b>01620 Vantaa</b> Phone: +358 (0)207 / 463 500 ax: +358 (0)207 / 463 501 JTECO A.B.E.E. 5, Mavrogenous Str. <b>5, Rav32 Piraeus</b> Phone: +30 211 / 1206 900	ESTONIA FINLAND
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 DNc- <b>2750 Ballerup</b> Phone: +45 (0)70 / 26 46 46 ax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Päruu mnt.160i <b>Ete-11317 Tallinn</b> Phone: +372 (0)6 / 51 81 40 ax: +372 (0)6 / 51 81 49 Beijer Electronics OY laakonkatu 2 <b>FIN-01620 Vantaa</b> Phone: +358 (0)207 / 463 500 ax: +358 (0)207 / 463 501 JTECO A.B.E.E. 5, Mavrogenous Str. <b>SR-18542 Piraeus</b> Phone: +30 211 / 1206 900 ax: +30 211 / 1206 999	ESTONIA FINLAND GREECE
Phone: +420 569 777 777 Fax: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 DK-2750 Ballerup Phone: +45 (0)70 / 26 46 46 Fax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Pärnu mnt.160i Ete-11317 Tallinn Phone: +372 (0)6 / 51 81 40 Fax: +372 (0)6 / 51 81 49 Beijer Electronics OY Laakonkatu 2 FIN-01620 Vantaa Phone: +358 (0)207 / 463 500 JUTECO A.B.E.E. 5, Mavrogenous Str. GR-18542 Piraeus Phone: +30 211 / 1206 900 Fax: +30 211 / 1206 999 Weltrade Ltd.	ESTONIA FINLAND
<b>C2-580 01 Havlickuv Brod</b> Phone: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 DK-2750 Ballerup Phone: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Bairu unt.160i EE-11317 Tallinn Phone: +372 (0)6 / 51 81 40 Fax: +372 (0)6 / 51 81 40 Beijer Electronics OY Laakonkatu 2 FIN-01620 Vantaa Phone: +358 (0)207 / 463 500 Fax: +358 (0)207 / 463 501 UTECO A.B.E.E. 5, Mavrogenous Str. GR-18542 Piraeus Phone: +30 211 / 1206 990 Weltrade Ltd. Fertő utca 14. HU-1107 Budapest	ESTONIA FINLAND GREECE
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 DNc- <b>750 Ballerup</b> Phone: +45 (0)70 / 26 46 46 ax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Päru umt.160i <b>Ete-11317 Tallinn</b> Phone: +372 (0)6 / 51 81 40 ax: +372 (0)6 / 51 81 40 ax: +372 (0)6 / 51 81 49 Beijer Electronics OY Bakonkatu 2 FIN- <b>01620 Vantaa</b> Phone: +358 (0)207 / 463 500 ax: +358 (0)207 / 463 500 ax: +358 (0)207 / 463 501 JTECO A.B.E.E. 55, Mavrogenous Str. <b>5787878787878787874781921</b> 1 / 1206 900 ax: +30 211 / 1206 999 Weltrade Ltd. Fertő utca 14. <b>4U-1107 Budapest</b> Phone: +36 (0)1 / 431-9726	ESTONIA FINLAND GREECE
Phone: +420 569 777 777 Fax: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 DK-2750 Ballerup Phone: +45 (0)70 / 26 46 46 Fax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Päru mnt.160i EE-11317 Tallinn Phone: +372 (0)6 / 51 81 40 Fax: +372 (0)6 / 51 81 49 Beijer Electronics OY Iaakonkatu 2 FIN-01620 Vantaa Phone: +358 (0)207 / 463 500 Fax: +358 (0)207 / 463 501 UTECO A.B.E.E. 5, Mavrogenous Str. GR-18542 Piraeus Phone: +30 211 / 1206 900 Fax: +30 211 / 1206 999 Meltrade Ltd. Fertö utca 14. HU-1107 Budapest Phone: +36 (0)1 / 431-9727	ESTONIA FINLAND GREECE HUNGARY
Phone: +420 569 777 777 Fax: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 DK-2750 Ballerup Phone: +45 (0)70 / 26 46 46 Fax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Pärnu mnt.160i EE-11317 Tallinn Phone: +372 (0)6 / 51 81 40 Fax: +372 (0)6 / 51 81 40 Fax: +372 (0)6 / 51 81 49 Beijer Electronics OY Laakonkatu 2 FIN-01620 Vantaa Phone: +358 (0)207 / 463 500 Fax: +358 (0)207 / 463 501 UTECO A.B.E.E. 5, Mavrogenous Str. GR-18542 Piraeus Phone: +30 211 / 1206 900 Fax: +30 211 / 1206 999 Weltrade Ltd. Fertö utca 14. HU-1107 Budapest Phone: +36 (0)1 / 431-9727 Beijer Electronics SIA	ESTONIA FINLAND GREECE
Phone: +420 569 777 777 ax: +420 569 777 778 Beijer Electronics A/S Lautruphoj 1-3 DK-2750 Ballerup Phone: +45 (0)70 / 26 46 46 ax: +45 (0)70 / 26 48 48 Beijer Electronics Eesti OÜ Paru mnt.160i EE-11317 Tallinn Phone: +372 (0)6 / 51 81 40 ax: +372 (0)6 / 51 81 49 Beijer Electronics OY Laakonkatu 2 FIN-01620 Vantaa Phone: +358 (0)207 / 463 500 TIECO A.B.E.E. 5, Mavrogenous Str. 5, R-18542 Piraeus Phone: +30 211 / 1206 900 Tax: +30 211 / 1206 999 Weltrade Ltd. Fertö utca 14. HU-1107 Budapest Phone: +36 (0)1 / 431-9727	ESTONIA FINLAND GREECE HUNGARY

EUROPEAN REPRESEN	TATIVES	EURASIAN REPRESEN	TATIVES
Beijer Electronics UAB Savanoriu Pr. 187 <b>LT-02300 Vilnius</b> Phone: +370 (0)5 / 232 3101 Fax: +370 (0)5 / 232 2980	LITHUANIA	Kazpromautomatics Ltd. 2, Scladskaya str. <b>KAZ-470046 Karaganda</b> Phone: +7 3212 / 50 11 50 Fax: +7 3212 / 50 11 50	KAZAKHST
INTEHSIS srl bld. Traian 23/1 <b>MD-2060 Kishinev</b> Phone: +373 (0)22 / 66 4242 Fax: +373 (0)22 / 66 4280	MOLDOVA	ELEKTROSTILY Rubzowskaja nab. 4-3, No. 8 <b>RU-105082 Moscow</b> Phone: +7 495 / 545 3419 Fax: +7 495 / 545 3419	RUSS
Koning & Hartman B.V. I Haarlerbergweg 21-23 NL-1101 CH Amsterdam Phone: +31 (0)20 / 587 76 00 Fax: +31 (0)20 / 587 76 05	VETHERLANDS	ICOS Industrial Computer Systems ZAO Ryazanskij Prospekt, 8A, Office 100 <b>RU-109428 Moscow</b> Phone: +7 495 / 232 0207	RUSS
Beijer Electronics AS Postboks 487 <b>NO-3002 Drammen</b> Phone: +47 (0)32 / 24 30 00	NORWAY	Fax: +7 495 / 232 0327	
Fax: +47 (0)32 / 84 85 77 MPL Technology Sp. z o.o.	POLAND	MIDDLE EAST REPRESENTATI	
UI. Krakowska 50 <b>PL-32-083 Balice</b> Phone: +48 (0)12 / 630 47 00 Fax: +48 (0)12 / 630 47 01		llan & Gavish Ltd. Automation Service 24 Shenkar St., Kiryat Arie <b>IL-49001 Petah-Tiqya</b> Phone: +972 (0)3 / 922 18 24	ISRA
Sirius Trading & Services srl Aleea Lacul Morii Nr. 3 <b>RO-060841 Bucuresti, Sector 6</b> Phone: +40 (0)21 / 430 40 06 Fax: +40 (0)21 / 430 40 02	ROMANIA	Fax: +972 (0)3 / 922 761 Fax: +972 (0)3 / 924 761 Texel Electronics Ltd. 2 Ha 'umanut, P.O.B. 6272 IL-42160 Netanya	ISRA
CRAFT Consulting & Engineering d.o. Toplicina str.4 lok 6 <b>SER-1800 Nis</b> Phone: +381 (0)18 / 292-24-4/5, 52	23 962	Phone: +972 (0)9 / 863 08 91 Fax: +972 (0)9 / 885 24 30	
Fax: +381 (0)18 / 292-24-4/5 , 523 9 INEA SR d.o.o.	SERBIA	AFRICAN REPRESEN	TATIVE
Karadjordjeva 12/260 <b>SER-113000 Smederevo</b> Phone: +381 (0)26 / 617 163 Fax: +381 (0)26 / 617 163		CBI Ltd. Private Bag 2016 <b>ZA-1600 Isando</b> Phone: + 27 (0)11 / 928 2000	SOUTH AFRI
CS MTrade Slovensko, s.r.o. Vajanskeho 58 <b>SK - 92101 Piestany</b> Phone: +421 (0)33 / 7742 760 Fax: +421 (0)33 / 7735 144	SLOVAKIA	Findle: + 27 (0)11 / 392 2354	
INEA d.o.o. Stegne 11 <b>SI-1000 Ljubljana</b> Phone: +386 (0)1 / 513 8100 Fax: +386 (0)1 / 513 8170	SLOVENIA		
Beijer Electronics Automation AB Box 426 <b>SE-20124 Malmö</b> Phone: +46 (0)40 / 35 86 00 Fax: +46 (0)40 / 35 86 02	SWEDEN		
	SWITZERLAND		
GTS Darulaceze Cad. No. 43 KAT. 2 TR-34384 Okmeydani-Istanbul Phone: +90 (0)212 / 320 1640 Fax: +90 (0)212 / 320 1649	TURKEY		
CSC Automation Ltd. 15, M. Raskova St., Fl. 10, Office 1010 <b>UA-02002 Kiev</b> Phone: +380 (0)44 / 494 33 55 Fax: +380 (0)44 / 494-33-66	UKRAINE D		